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Abstract 
Emerging applications driven by low voltage level power sources, such as photovoltaics, 
batteries and fuel cells require static power converters for appropriate energy conversion and 
conditioning to supply the requirements of the load system. Increasingly, for applications such 
as grid connected inverters, uninterruptible power supplies (UPS), and electric vehicles (EV), 
the performance of a high efficiency high static gain power converter is of critical importance 
to the overall system. Theoretically, the conventional boost and buck-boost converters are the 
simplest non-isolated topologies for voltage step-up. However, these converters typically 
operate under extreme duty ratio, and severe output diode reverse recovery related losses to 
achieve high voltage gain. This thesis presents derivation, analysis and design issues of 
advanced high step-up topologies with coupled inductor and voltage gain extension cell. The 
proposed innovative solution can achieve significant performance improvement compared to 
the recently proposed state of the art topologies. 
Two unique topologies employing coupled inductor and voltage gain extension cell are 
proposed. Power converters utilising coupled inductors traditionally require a clamp circuit to 
limit the switch voltage excursion. Firstly, a simple low-cost, high step-up converters 
employing active and passive clamp scheme is proposed. Performance comparison of the 
clamps circuits shows that the active clamp solution can achieve higher efficiency over the 
passive solution. Secondly, the primary detriment of increasing the power level of a coupled 
inductor based converters is high current ripple due to coupled inductor operation. It is normal 
to interleaved DC-DC converters to share the input current, minimize the current ripple and 
increase the power density.  This thesis presents an input parallel output series converter 
integrating coupled inductors and switched capacitor demonstrating high static gain. Steady 
state analysis of the converter is presented to determine the power flow equations. Dynamic 
analysis is performed to design a closed loop controller to regulate the output voltage of the 
interleaved converter. The design procedure of the high step-up converters is explained, 
simulation and experimental results of the laboratory prototypes are presented. The 
experimental results obtained via a 250 W single phase converter and that of a 500 W 
interleaved converter prototypes; validate both the theory and operational characteristics of 
each power converter. 
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Introduction 
 Background 
The growing use of renewable energy sources (RESs) and Energy storage systems (ESS), due 
to global environmental concern, brings new challenges to the energy conversion technology. 
Because some devices that store or produce electrical energy (e.g., batteries, ultra-capacitors, 
fuel cells and solar photovoltaic) is often realized using multiple low voltage cells, which are 
usually connected in series to produce sufficient voltages for the intended application. 
Unfortunately, series connection of cells degrades the system performance, adds complexity 
to the system, and possible temperature rise due to fabrication variation and different 
operating conditions between cells.  In batteries, this may be related to the state of charge of a 
cell. In solar arrays, it may be due to a change in solar irradiance or partial shading of the 
array.  
Many green power supply system calls for a high efficiency, high step-up DC-DC converter 
in the power conversion stage. Typical applications include grid-connected inverters [1-4], 
motor drive [5], uninterruptible power supply system (UPS) [6, 7], 
telecommunication/network server power systems [8], electric vehicle (EV) [9], high intensity 
discharge (HID) lamps [10, 11] and distributed power generation (DPG) system [12]. 
Furthermore, high voltage step-up gains usually ten times or higher are increasingly required 
when the system is powered by low voltage energy sources such as Li-ion batteries, solar 
arrays and fuel cells. It is necessary or customary to use a relatively high and stable DC 
voltage in these applications. Besides, considering that the overall cost of a renewable energy 
system is high, the use of high-efficiency power electronic converter is necessary.  
The boost and buck-boost converters are the simplest non-isolation topologies that produce an 
output voltage that is greater in magnitude than the source voltage [13, 14]. However, the 
conventional boost and buck-boost converters must operate at extreme duty ratio to achieve 
high voltage gain (in particular ten times). This is an undesirable operating point since the 
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output diode sustains short pulse, high amplitude, current pulses which result in severe 
reverse recovery losses. Besides, as the output voltage increases so must the voltage rating of 
the semiconductor switching devices and at high duty ratio the conduction losses of the 
semiconductor device can make a more significant impact to the performance of the system.  
Furthermore, as the duty ratio approaches unity, the output voltage approaches zero, and the 
efficiency decreases to zero [14]. Consequently, the converter may suffer poor dynamic 
response to system parameter changes and potential load variations. This behaviour is typical 
of converters having boost or buck-boost characteristics. The challenge for any high step-up 
DC-DC converter is to avoid extreme duty ratio operation.  
Rather than a conventional single stage boost converter, a cascade boost converter is an 
attractive solution to enlarge the voltage gain without extreme duty ratio operation. However, 
the controllers must be synchronized, and the stability of the converter is another concern 
[15]. Moreover, the second stage may experience severe reverse recovery related losses in 
high power applications. Furthermore, the energy has to be converted twice, which obviously 
has an impact on overall efficiency. 
Classical converters with magnetic coupling such as flyback or push-pull converters can 
easily achieve higher conversion ratio, by proper choice of the transformer turns ratio. One of 
the most commonly understood transformer based topologies is the flyback converter. The 
main drawback of the transformer based topologies is high turn off voltage spike seen by the 
primary switch, due to the transformer leakage inductance interaction with parasitic capacitor 
of the switch. To go some way to mitigating these effects, energy recycling techniques must 
be adopted to recycle the leakage energy [16]. Moreover, the transformer volume and weight 
is another problem that inhibits developing a compact, high power density converter. Thus, 
whilst functional, these types of converters do not offer an optimal solution in cost sensitive 
power supply applications. 
This thesis is concerned specifically with research into high step-up DC-DC boost converter 
topologies. There is increasing interest in the use of high step-up DC-DC boost converters for 
harvesting all available energy, typical applications call for high-efficiency high step-up 
converters. These two features are the focus of this research. Basic boost and buck boost 
converters operate with extreme pulse width modulation (PWM) duty ratio to achieve higher 
conversion ratio of (ten times or higher). Appropriate duty ratio is desirable since extreme 
duty ratio operation have long been recognised as causing some operational drawbacks to the 
high step-up converters.  
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Some of the major shortcomings of extreme duty ratio operation include reverse recovery loss 
of the output diode as a result of short pulse current with large amplitude. Furthermore, the 
output diode reverse recovery problem can lead to higher turn-on switching loss for the power 
switch. For this reason, there is considerable motivation to improve the performance of high 
step-up boost converters by alleviating the diode reverse recovery loss so that switching loss 
can be significantly reduced. Literature has revealed that the power device voltage rating in 
conventional boost converter is the same as the converter output voltage. Another concern 
related to the efficiency of high step-up converters is power device rating. A high voltage 
rated device is not a good choice for the steady state operation because of the high input 
current (as the power MOSFET rating increases, so does the on-state resistance 𝑅𝑑𝑠_𝑜𝑛 
resulting in conduction losses which also degrade the efficiency). The challenge for a high 
step-up converter is to dramatically reduce the conduction losses. Appropriate duty ratio 
operation, conduction losses reduction and alleviation of diode reverse recovery problem can 
greatly improve the efficiency of power conversion.  It is the aim of this thesis to investigate 
methods of improving the performance of high step-up converters. 
 High Step-up DC-DC Converters Applications 
Many applications powered by RESs call for a high-efficiency high step-up DC-DC converter 
in the power conversion stage. Typical examples include grid connected inverters [1-4], high- 
intensity discharge lamp (HID) [10], electric drives [17] and uninterruptible power supply 
system (UPS) [6, 7]. Some emerging applications that require high step-up DC-DC power 
converters are briefly described in the following section. 
1.2.1  Grid Connected Photovoltaic Inverter  
One of the most important applications of solar photovoltaic (PV) is electricity generation, 
particularly in countries having a considerable amount of solar radiation. The application 
could be a stand-alone or grid-connected system. The PV grid-connected power system is a 
fast growing segment in Europe, with record addition of 1.9 gigawatts in Germany, 2.4 
gigawatts for the United Kingdom, 0.9 and 0.4 GW for France and Italy respectively in 2014 
[18]. Countries like Japan, China and the U.S have added 9.7, 10.6 and 6.2 GW respectively 
for the same year under review. This addition brings the total global installed capacity to 177 
GW [18].  
Figure 1.1 shows the block diagram of a typical grid connected PV power system. PV panels 
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Figure 1.1 Single phase grid connected renewable energy system 
are often connected in series to obtain the DC link voltage along with the power converter to 
track the maximum power point (MPP) range of the PV. However, when partial shading 
occurs or mismatch, the MPP losses increase significantly. Another configuration is to use a 
modular approach to reduce the cost and improve the system MPPT efficiency; in this case, 
an independent module integrated DC-DC converter is used for each PV panel. Thus, 
decoupling every panel from others to make the system configuration flexible and maximizes 
the output power. Nevertheless, the topology normally has two power electronic converters. 
The first converter is the high step-up boost converter that is required to raise the relatively 
low solar panel DC voltage to a certain level suitable for synthesizing the alternating current 
AC line voltage, which is typically 380 - 400 V DC. The second converter is the DC-AC 
inverter that injects sinusoidal current into the grid. The high step-up DC-DC converter along 
with maximum power point tracking (MPPT) algorithm stabilise the DC bus voltage level and 
make full utilization of the PV array. The performance of the high step-up DC-DC converter 
is crucial to the performance of the whole PV system because the DC-DC converter is the 
core element that interfaces the solar photovoltaic with the DC-AC inverter and manages the 
power flow. 
The main shortcoming of a grid-connected power system is power contributed by the system 
to the grid is available only during part of each day since solar energy is available only during 
the daylight hours. To overcome this problem an energy storage system ESS such as battery is 
usually employed in the photovoltaic inverter systems to improve the system performance and 
supply availability [19]. The objective of utilising the ESS is to provide a back-up function, 
transferring the solar energy to the ESS during the sunny time, whilst delivering energy to the 
DC bus when the solar energy is not available. As a result, stable and fast response AC power 
can be provided to the grid. Integrating the grid connected PV system with ESS is achievable 
with the aid of bidirectional DC-DC converter that has power flow in both forward and 
reversed directions (boost and buck).  
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1.2.2 High Intensity Discharge (HID) Lamp  
High-intensity discharge (HID) lamp are preferable, instead of conventional halogen lamps 
for use as automobiles headlamps due to its superior performance and numerous advantages, 
such as higher efficiency, longer life, good light beam focus and superior colour rendering 
capability. Although the HID lamp has significant advantages, its operation is similar to the 
other discharge lamps and requires a ballast to control the lamp power during steady state 
operation.  
Figure 1.2 shows typical ballast circuit for powering and igniting the lamp. The ballast 
consists of high step-up DC-DC converter, an inverter and an igniter. The HID are powered 
using the automobile 12 V battery, which provide an input voltage much lower than the 
operational voltage of the ballast. For this reason, a high step-up DC-DC converter is required 
in the ballast to step-up the battery voltage to (380 V - 400 V) during start up and in the (60-
135 V) range during steady state operation [10, 11]. Therefore, a high step-up DC-DC 
converter with about tenfold voltage gain is critical for the operation of the lamp. 
 
Figure 1.2 High Intensity discharge lamp ballast block diagram 
1.2.3 Electric Vehicle 
The automotive companies are focused on electric vehicles (EV), hybrid electric vehicles 
(HEV), plug-in hybrid electric vehicles (PHEV) and fuel cells vehicles to meet the demand 
for emission-free vehicles with improved fuel economy, comfort and safety. However, the key 
challenge lies in the efficiency, cost, size of power electronic converter and machine. In 
particular, the high step-up DC-DC converter to interface the fuel cell voltage with the battery 
packs. 
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Figure 1.3 Electric vehicle drive train 
Figure 1.3 illustrates a typical fuel cell vehicle propulsion system. A high step-up DC-DC 
boost converter is usually employed to step-up the relatively low DC voltage of the fuel cell 
to a typical DC link voltage of 400V which is also compatible with the battery. An inverter is 
then used to drive the propulsion motor. ESS such as: Li-ion batteries are often used to 
provide supplementary power during vehicle starting, acceleration and hill climbing. Different 
configurations and classifications of electric vehicle propulsion system can be found in [9]. 
The use of bidirectional DC-DC converter along with ESS in electric vehicle to achieve 
power transfer in either direction is demonstrated in [20] The regenerative energy fed back by 
the electric machine during breaking is absorbed by the battery. Whilst the capacitive energy 
source is step-up by the converter to compliment vehicle starting and acceleration. 
1.2.4 Uninterruptible Power Supply UPS 
The growing use of Uninterruptible power supply (UPS) to supply power to the sensitive 
loads and protect them during mains outages under normal or abnormal utility power 
conditions is well documented [6, 7]. UPS has been widely used to supply seamless power to 
critical loads, such as medical equipment, communication systems computers and servers. All 
UPS uses specific DC-DC power electronics converters to interface different sources and 
load. For example, the UPS topology consists of power factor correction (PFC) circuit, which 
is typically an AC-DC front-end converter that convert the ac-line voltage (90 − 265 𝑉𝑟𝑚𝑠) 
and provides a regulated DC link voltage of (380 - 400 V) required by the inverter. During the 
mains or utility outage, the UPS enters the backup mode, and the UPS generate AC voltage 
from the 48 V back-up batteries to supply the load. A high step-up converter is necessary to 
raise the battery bank voltage to that required by the DC bus.  
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1.2.5 Telecommunication Power System 
 
Figure 1.4 Dual front end telecom power system 
Typically, UPS provide up to 30 minutes of reserve time; this is far shorter than the reserved 
time needed by telecommunication power systems. Consequently, using 48 V DC telecom bus 
has become a natural choice of powering data processing equipment installed in the telecom 
environment [10]. Figure 1.4 shows a typical Power supply system of telecommunication 
equipment. The power supply is characterised by high power density, efficiency and has 
several stages [8]. Traditionally the first stage is AC-DC system powered from AC-line 
voltage  (90 − 265 𝑉𝑟𝑚𝑠) and provides a high step-up DC bus voltage of up to (400 V). The 
AC-DC converter serves as a power factor correction circuit for suppressing the harmonic 
level. The nominal 380 V bus voltage is converted to a tightly regulated lower voltage of 5, 
3.3, 12 and 24 V respectively for the logic circuits. However, during the mains outage the 
telecommunication industries uses 48V DC battery bank as a conventional choice to provide 
back-up. In this case, a DC-DC high step-up back-up converter is required to provide a simple 
and efficient solution of raising the 48V DC battery bank voltage to the 400 V DC link 
voltage. A high step-up DC–DC converter that generates 400 V DC from 48 V DC batteries is 
necessary in the telecommunication server power supply system.  
1.2.6 Distributed Power system 
Distributed power generation (DPG) systems are considered to be the key components of 
future power grids due to its ability to produce and distribute energy to various loads. For the 
purpose of robust control, monitoring, power quality improvement, fault detection/isolation 
and stabilization, DPG uses Microgrids in combination with renewable energy sources such 
as batteries, photovoltaic panels, fuel cells and loads [12]. Microgrids can operate 
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autonomously or grid connected depending on the configurations, and there is no doubt that 
DPG is the building blocks of a smart grid.   
Figure 1.5 shows the DPG block diagram. The system requires specific power electronics 
converters to convert and regulate the generated power before interconnection with the utility 
grid and/ or onward supply to consumer loads [21, 22]. It is necessary to employ DC-DC 
converters with various power levels to exploit the locally produced power to meet the 
requirement of various local loads. In a nutshell, the quality and efficiency of the overall 
system depend on the performance of these power electronic converters. 
 
Figure 1.5 Distributed power system 
 Characteristics of High Step-up Converters 
In general, the performance of high step-up DC-DC converters exhibits high output voltage 
and large input current. The large input current emanates from low input voltage. Therefore, 
some of the desirable characteristics of high step-up converters are briefly described in the 
subsequent sections. 
1.3.1 High Conversion Ratio 
Many applications powered by RESs or ESS call for high step-up DC-DC converters. For 
example, the output voltage level of the PV array in the grid-connected inverter is typically 
low 16- 43 V and the DC bus voltage suitable for synthesizing the AC line voltage is 380 - 
400 V DC.  About ten times (10X) or higher voltage gain is required to raise the array voltage 
to DC link voltage for steady state operation. 
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1.3.2 High-Efficiency  
The large input current is a major concern related to the efficiency of the high step-up DC-DC 
converters. Low input voltage results in large input current. Therefore, higher peak and root-
mean-square (RMS) current stress suffered by the switching components is a primary 
detriment to increasing the efficiency. To enhance the efficiency of DC-DC converters low 
rated devices with low on-state resistance are desirable to reduce the conduction loss. In high 
voltage applications, the reverse recovery problem of the output diode is another concern. 
Lower rated diodes typically recover faster. 
1.3.3 Low Voltage/Current Ripple 
Power electronic converters have an inherent switching characteristic, which causes the 
current and voltage to fluctuate. For example, in DC-DC boost converter, the switching action 
of the power MOSFET or IGBT causes the inductor current to have a triangular waveform 
with a DC offset. The DC component of this inductor current flows through the load and AC 
components via the output capacitor. A capacitor ripple voltage is produced due to time-
varying current through the capacitor. The input current or the output voltage contains some 
ripple on top of the steady state value. Power electronic converter designers consider the 
ripple magnitude to be a key parameter in designing such systems. Minimization of the 
current/ voltage ripple (AC component in the system) which decreases the efficiency lifetime 
of the converter is essential. In an ideal situation, only DC components should be present at 
the output. 
1.3.4 Fast Response 
In a DC-DC converter operating under closed loop control, the duty ratio is determined by the 
converter nominal operating point based on converter dynamics. Likewise the load resistance, 
which is also based on DC loads requirement. The load resistance and duty ratio are 
exogenous quantities that require compensation scheme due to pole-zero variation. The 
converter should exhibit a fast response in the presence of load/source changes, other external 
disturbances and must be able to operate in adverse environmental conditions. 
 Motivation 
Theoretically, conventional boost and buck-boost converters are the simplest PWM controlled 
topologies for voltage step-up. However, these converters must operate under extreme duty 
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ratio to achieve high voltage gain which severely penalizes the efficiency. In addition, the 
high output voltage requires higher rated device with large on-state resistance. As the power 
device rating increases so does the conduction loss which further degrade the efficiency. 
Furthermore, the output diode sustains a short pulse current with the high amplitude that 
result in reverse recovery related losses. One of the main challenges of high step-up DC-DC 
converters is to avoid extreme duty ratio operation so that both switching and conduction 
losses can be substantially reduced. Finding a way to avoid extreme duty ratio operation in 
high step-up converters is one of the motivations of this thesis. 
One of the simplest solutions for avoiding extreme duty ratio operation is by using cascade 
structure. In cascade structure, both stages can achieve step-up function and switch 
conduction loss is low in the first stage. However, the high output voltage still affects the 
efficiency of the second stage. Transformers or coupled inductor based converters such as 
flyback and forward converters can provide higher conversion ratio without extreme duty 
ratio operation by utilising the transformer turns ratio. A drawback to the use of a transformer 
is high voltage stress seen by the power device, due to the interaction between the leakage 
inductance and switch capacitance conventionally requires a snubber. A resistor-capacitor-
diode (RCD) snubber can suppress the device voltage stress, but the leakage energy dissipates 
within the snubber contributing to the losses. A passive lossless or active clamp circuit can 
recycle the leakage energy and reduce the device voltage stress. Evaluating the performance 
of leakage energy recycling schemes on the same power converter is another motivation. 
 Aim and Objectives 
Power electronics converters are key components for interfacing and conditioning the power 
level of source and load in many applications. Direct connection to various voltage levels 
requires utilizing advanced topologies combined with low-rated high- performance power 
semiconductor devices. 
The aim of this research is to develop a high step-up DC-DC power conversion system to 
meet the requirement of emerging power supply system in energy delivery and management. 
The main objectives and research contributions are: 
 To propose a new single phase non-isolated DC-DC boost converter based on coupled 
inductor and capacitor charge transference with high conversion ratio. 
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 To propose a new high step-up high-efficiency interleaved non-isolated coupled 
inductor DC-DC boost Converter with ten times (10X) static gain or higher. 
 Application of capacitor charge transference and a coupled inductor turns ratio in high 
step-up converters to avoid extreme PWM duty ratio operation.  
 To develop models of the interleaved high step-up converter suitable for control 
design implementation.  
 Experimental assessment of the performance of the proposed single phase and 
interleaved high step-up converters using a digital signal processor (DSP) platform. 
In order to achieve the above goals the thesis proposes the following approach:  
a. Application of active clamp circuit to depress the coupled inductor leakage energy 
and realize zero voltage switching (ZVS) technique so as to minimize the 
switching losses under high-frequency operation. 
b. Assess the performance of active and passive clamping schemes in recycling the 
leakage inductor energy with regards to single phase high step-up converter. 
c. Utilize an interleaved technique to increase the power density and improve the 
efficiency of high step-up converter. 
d. Utilizing the inherent leakage inductance of the coupled inductor to alleviate the 
reverse recovery related losses of the diodes. 
e. Present a comprehensive steady-state operational analysis and design guidelines of 
the converters.  
 Thesis layout 
The thesis is structured as follows: 
Chapter 2: Literature Review- A background description and review of the methods of 
developing the state of the art high step-up boost converters is presented to define firstly the 
work and its novelty. The main challenges related to the current state of the art non-isolated 
high step-up DC-DC boost converters are identified. The improved system platform is then 
proposed with the advantages of higher efficiency, simple circuit and low cost. 
 Chapter 3:  This chapter proposes a new single phase high step boost converter employing 
coupled inductor and voltage gain extension cell. A description is also given on how the 
topology is developed based on the concept of two capacitors charged in parallel and 
discharged in series. The capacitors are integrated into coupled inductor boost converter to 
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configure the voltage gain extension cell. The state of the art solution of alleviating the 
reverse recovery problem of the output diode is to control the current falling rate with the aid 
of an auxiliary circuit. In this approach the diodes are always in series with the coupled 
winding when the diodes turn off. This makes the leakage inductance available to control the 
current falling rate of the diodes. Thus, the diode reverse recovery problem is alleviated. The 
power stage model is fully investigated and developed. Experimental test results of a 250 W 
implemented prototype are given to verify the operational principles. 
Chapter 4: The performance evaluation of clamp circuits has been carried out in this chapter 
by replacing the active clamp solution in chapter 3 with passive clamp scheme. On one hand, 
the passive clamp approach achieves similar function of active clamp circuit in depressing the 
leakage inductance energy with low level of circulating current in the clamp circuit, cost 
reduction and higher reliability. On the other hand, the passive clamp converter has the 
advantage of achieving zero current switching (ZCS) of the primary switch. Experimental 
results revealed that the active clamp converter achieves higher efficiency than the passive 
clamp converter. 
Chapter 5:  The main drawback of the coupled inductor in a high step-up application is a 
large current ripple. This issue is addressed by proposing an interleaved high step-up boost 
converter with high voltage gain. The topology demonstrates how the high input current is 
shared between the interleaved phases and minimizes the current ripple. It further illustrates 
that by appropriate current sharing the passive components size is reduced, which improves 
the thermal distribution and the transient response. Detailed steady state analysis including 
design consideration is presented. A 500 W laboratory prototype have been developed, and 
the experimental results are given to validate the theoretical analysis. 
Chapter 6:  In this section, the modelling of the proposed interleaved high step-up boost 
converter is demonstrated. It also highlights the steps in obtaining the full and reduced order 
models of the converter based on state space averaging. The reduced order model is linearized 
and various linear time invariant (LTI) transfer functions are derived. Furthermore, a block 
diagram model is developed suitable for dual loop average current mode control. The dual 
loop controller is implemented with Texas Instrument TMS320F28335 digital signal 
processor (DSP). The controller provides smooth power flow control. 
Chapter 7:  Conclusion- deals with the summary of the whole work and the extent to which 
the research aim and objectives have been met. Conclusions are drawn from the study and 
potential areas of further investigation are equally suggested. 
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 Research Impact 
The Proposed Interleaved high step-up boost converter developed in this thesis has attracted 
Industrial Consortium under the project known as HICO. The 500 W converter prototype 
have been installed and currently running in a car as a technology demonstration on electric 
vehicle EV battery charging application. The interleaved high step-up converter is used as an 
interface for charging the automotive traction batteries (Li-ion batteries) from a low voltage 
source (12 V car battery). In this application, the maximum voltage required is 100.1 V. 
Therefore, the duty ratio is adjusted to obtain the desired voltage level. In addition, there is 
future plan to develop a 2 KW converter for use in the same application. 
 Publications Arising from this Research 
The research work carried out in this thesis has resulted in publication in IEEE journal of 
emerging and selected topics in power electronics (JESTPE):  
 Muhammad M., M. Armstrong, and M. A. Elgendy, “A Non-isolated Interleaved 
Boost Converter for High voltage Gain Applications.” IEEE Journal of Emerging and 
Selected Topics in Power Electronics, 2016. 4(2): pp. 352-362,  
 Muhammad M., M. Armstrong, and M. A. Elgendy, “Analysis and Implementation of 
a High Gain Non-isolated DC-DC Boost Converter” Submitted for peer review in: IET 
Power Electronics. 
In addition, the following conference papers stemmed from the research 
(1) Muhammad, M., M. Armstrong, and M. Elgendy. “Non-isolated DC-DC converter for 
high-step-up Ratio Applications”, in Power Electronics and Applications (EPE'15 
ECCE-Europe), 2015, 17th European Conference on. 2015 
(2) Muhammad, M., M. Armstrong, and M. Elgendy. “Non-isolated, high gain, boost 
converter for power electronic applications.” in 8th IET International Conference on 
Power Electronics, Machines and Drives (PEMD 2016). 2016. 
(3) Muhammad, M., M. Armstrong, and M. A. Elgendy, “Modelling and Control of Non-
isolated High Voltage Gain Boost Converter Employing Coupled Inductor and 
Switched Capacitor.” in 2016 International Conference for Students on Applied 
Engineering (ICSAE). 2016. 
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 Summary 
This section provides a general background of the high step-up DC-DC conversion and their 
typical applications, in particular, it demonstrate the rapid increase in the use of DC-DC 
converters and their roles as an interface for connecting various voltages levels and managing 
the power flow. Following this, the motivation of the whole work is presented. The aim of the 
research is then defined; to develop a high efficient, high step-up DC-DC power converter 
system based on current commercially available power semiconductors to meet the 
requirement of emerging applications in providing future energy delivery and management. 
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High Step-up DC-DC Conversion 
Techniques -A Literature Review                                                                                                                  
 Introduction 
High step-up DC-DC boost converters are widely used as an interface to transfer power 
between the low voltage sources to a higher DC bus. In many modern applications, such as 
HID lamp [10], EV [9] and grid-connected PV systems [2] powered by RESs; it is necessary 
to utilise converters with high static gain, usually ten times or higher.  Since most of these 
RESs provide a low output voltage, a conventional boost or buck-boost converter can be 
employed to step-up the source voltage to the voltage level required by the load. However, the 
conventional boost and buck-boost converters suffer extreme PWM duty ratios to achieve 
high voltage gains. The output diode sustains short pulse current with high amplitude, which 
results in severe reverse recovery losses. In addition, as the output voltage increases so must 
the voltage rating of the semiconductor switching device and because of the high input current 
that results from the low input voltage, the conduction losses of the semiconductor device can 
make a more significant impact on the performance of the system. Furthermore, as the duty 
ratio approaches unity, the converter may suffer poor dynamic response to system parameter 
changes and potential load variations [23, 24]. 
Various techniques for high step-up conversion have been reported in the literature [10, 23, 
25-46]. Depending on the application, they are either isolated [25-35, 47] or non-isolated [10, 
23, 36, 37, 39, 41, 43, 44, 46, 48-50] topologies. Transformer based converters can easily 
achieve high voltage gain by adjusting the turns ratio and utilises low rated devices to reduce 
the conduction losses. However, the leakage inductor induces high voltage stress to the power 
device and traditionally requires a snubber. Either RCD snubber circuit or a clamp circuit 
must be used to handle the leakage energy. To address the demand for high step-up high 
power density in DC-DC converters, the power electronics community and industries have 
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been reacting in two different ways; developing semiconductor technology and or developing 
new converter topologies. This work addresses the later by proposing new converter 
topologies. 
The high-frequency operation has been explored in the literature due to significant advantage 
of reducing the volume and weight of the converter. Miniaturization of power converter 
circuits is possible if they operate at a higher switching frequency. However, the switching 
losses are proportional to switching frequency. To design a compact converter, a way to 
minimise or eliminate the switching losses must be conceived. Resonant and soft switching 
techniques are applied to high step-up converters to mitigate the switching losses. 
This chapter presents an overview of techniques of developing high step-up non-isolated DC-
DC boost converters. The first section of this chapter describes the characteristics of 
conventional boost converter being the most popular topology and its major limitations in 
high step-up application. The subsequent section evaluates different techniques aimed at 
overcoming the limitations of the boost converter and improving the conversion ratio. The 
main advantages and drawback regarding each technique is highlighted, and the rationale for 
choosing the magnetically coupled converters and voltage gain extension cell in this work is 
explained clearly. Furthermore, some soft switching techniques and methods of alleviating the 
diode reverse recovery related losses are also reviewed. 
  DC-DC Boost Converter 
2.2.1 General Structure of DC-DC Boost Converters 
Boost
Dc-Dc
 Converter
Iin Io
VoutVin
Forward Power Flow
+ +
- -
 
Figure 2.1 Boost converter unidirectional power flow 
Figure 2.1 illustrate the generic structure of the DC-DC boost converter. Depending on the 
configuration, the input side can be current fed or voltage fed. The input voltage can be a 
battery, fuel cell or solar photovoltaic. The load is placed on the output side; this could be an 
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inverter in stand-alone or grid-connected power system. The converter has a unidirectional 
power flow. The active switch is typically implemented with semiconductor devices such as 
MOSFET or IGBT. The term step-up and boost are used interchangeably to imply a converter 
whose output voltage is always higher in magnitude than the input voltage [14, 51]. In most 
cases, boost refers to converters without wide conversion ratio, whilst high step-up usually 
refers to converter with wide voltage gain. DC-DC converters are further classified as isolated 
or non-isolated 
2.2.2 Isolated DC-DC Boost Converters 
The high-frequency transformer based system is an attractive solution for providing galvanic 
isolation and impedance matching between the source and load. As an example, isolation is 
usually required by regulatory agencies in off-line power supply applications. Classical 
converters with galvanic isolation such as flyback, current-fed push-pull converters can easily 
achieve high voltage gain by adjusting the turns ratio. However from an efficiency standpoint, 
the high-frequency transformer implies additional cost, losses and inhibits developing a 
compact converter. Thus, the volume weight and losses are the main limitations of isolated 
converters in embedded applications. Isolated boost converters are either current-fed [26-28] 
or voltage-fed [34, 52]. Some typical examples of isolated DC-DC converters topologies 
include flyback [16, 53], forward [54], full bridge [26, 27], half bridge [28-30, 55], push-pull 
converters [31-33] or their variations. 
A flyback converter is the most widely understood topology due to its relative simplicity. 
Theoretically, the transformer reduces the magnetic components count by providing energy 
storage and galvanic isolation. However, the semiconductor devices incur current and voltage 
stress which limit its use to low power applications. The interaction between the parasitic 
capacitor of the switch and transformer leakage inductance induces high voltage spike during 
turn off which necessitates the use of clamp circuit. The simplified circuit of flyback 
converter is shown in Figure 2.2. Note that a red colour is chosen for the power switch, load 
resistor, blue for the power diode and green for the capacitor. The colour convention is 
adopted throughout this thesis for easy recognition of one passive component from the other.  
The full bridge DC-DC converter is considered one of the famous isolated topologies, with 
more component counts when compared with the half bridge converter. The operation of the 
circuits involves utilisation of the transformer leakage inductance for transferring energy from 
source to the load. Prominent advantages of full bridge converter include immunity from  
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Figure 2.2 Flyback converter 
transformer flux imbalance and absence of output inductor. A fundamental shortcoming of the 
voltage fed full bridge converter is the voltage spike across the output diode, due to the 
leakage inductance of the transformer. The voltage spikes are exacerbated by increasing the 
switching frequency [52]. Other problems include duty cycle loss and pulse current at the 
input which increases the filter size. 
2.2.3 Non-isolated DC- DC Boost Converter 
Rather than the isolated converters, non-isolated DC-DC converters can be used to improve 
the efficiency. Consequently, the volume, weight and losses associated with the high- 
frequency transformer are reduced. Furthermore, in the high power application where weight 
size is the main concern, the transformer-less structure is the most attractive [23]. It is 
becoming a more suitable solution to employ non-isolated converters to reduce the system 
cost and improve the efficiency. Since the passive components size and weight of non-
isolated converters vary inversely with frequency, the components then operate at converter 
switching frequency in tens of kilohertz (KHz) range or higher. This high frequency leads to 
dramatic reduction in converter size and weight. In summary, for applications that require 
isolation between source and load based on safety measures, the isolated topologies are the 
right choices. However, in high power applications where volume weight is the main concern, 
the non-isolated topologies are the best option. The basic non-isolated DC-DC step-up 
topologies that produce an output voltage higher in magnitude than the input voltage are the 
boost and buck-boost converters. 
2.2.4 Conventional Non-isolated DC-DC Boost Converter 
The conventional non-isolated DC-DC boost converter is shown in Figure 2.3. As the name 
implies the output voltage 𝑉𝑂 is always higher in magnitude than the input voltage 𝑉𝑖𝑛. Higher 
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output voltage can be accomplished by controlling the operation of the switch using the PWM 
signal. Accordingly, the states of the switch (ON/OFF) are changed periodically with the 
period equal to 𝑇𝑠𝑤 (switching period) and duty ratio equal to 𝐷. The level of the converted 
voltage depends on the magnitude of the applied input voltage and the duty ratio. 
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Figure 2.3 Conventional boost Converter 
During the switch turn on instant, the diode 𝐷𝑂 is reversed biased, and the input source 
charges the inductor 𝐿. When the switch turns off, the load receives energy from the input as 
well as the inductor. The capacitor 𝐶𝑂 removes the switching harmonics from the applied 
input signal. Noticeably, the energy transfer in a step-up (boost) converter is between a 
voltage and current source. Since in a steady state, the capacitor or inductor can be 
represented by their instantaneous voltage or currents as an equivalent voltage and current 
sources respectively. 
The steady state operation described is known as continuous conduction mode (CCM), since 
the inductor passes a current continuously without a break. However, if the inductor current 
became zero for part of the cycle as duty ratio 𝐷 comes out of conduction, then this operation 
is called discontinuous conduction mode (DCM). 
2.2.5 Limitations of Conventional Converters in High step-up Applications 
The boost and buck-boost converters are the simplest PWM controlled topologies for voltage 
step-up. However, these converters typically operate under extreme duty ratio to achieve high 
voltage gain. As a consequence, significant voltage and current stresses are incurred by the 
power converter devices and poor dynamic characteristics can result in the controlled output 
response. Besides, the power device rating is proportional to the output voltage and a high 
rated power device potentially increases the conduction losses which also degrade the 
efficiency. Furthermore, the output diodes often sustain short, but high amplitude, current 
pulses due to the narrow turn off time; which induces reverse recovery losses. 
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 Topology Evaluation for High step-up DC-DC Boost Converter 
The major obstacle of improving the efficiency of the basic DC-DC converters such as boost 
and buck-boost in a high step-up application is extreme PWM duty ratio, conduction losses 
emanating from high rated power devices and reverse recovery related loss of the output 
diode. In view of these limitations, several work have been carried out to explore numerous 
topologies with potentials of improving the limitations of basic topologies such as static gain, 
power devices voltage stress, power density and efficiency. The next section focuses on 
evaluating these topologies and stating their advantages or disadvantages.  
2.3.1 Cascade Converter 
Vin
L1 L2
S1
D1 D2
CO1 CO2
S2
Vo
iL1 iL2
Second stagefirst stage
+
-
RO
 
Figure 2.4 Cascade boost converter 
The use of two DC-DC boost converters in cascade is an effective method of improving the 
static voltage gain [56]. It mainly involves connecting the output stage of a boost converter to 
the input of another boost converter, such that an intermediate bus voltage is developed 
around capacitor 𝐶𝑂1 as illustrated in Figure 2.4. Effectively the cascade structure produces an 
output voltage which is a product of individual boost stages resulting in a higher static gain. 
By utilising the cascade structure each stage can achieve step-up function without extreme 
duty ratio operation, thus the conduction and switching losses are substantially reduced. The 
conduction loss of the first stage can be low, even though the input current is high. For the 
second stage, the input current is low due to the boost in voltage received from the 
intermediate bus voltage. However, the device voltage stress in the second stage is the same 
as the output voltage, and the reverse recovery loss of the output diode can be severe in high 
power applications. Another major drawback from the efficiency point of view is the energy 
is converted twice, which obviously has an impact on overall efficiency. Moreover, the 
interaction between the individually designed boost converters may cause instability in the  
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cascade converter from a small signal point of view [15]. 
Application of passive or active snubber cell to the cascade converter to implement (ZVS) for 
active switches as demonstrated in [36, 57], does not in any way improve the static gain of the 
original structure. The devices voltage stress usually remains the same with the original 
cascade structure despite (ZVS) soft switching performance. 
2.3.2 Quadratic Boost Converter 
In order to overcome the instability issue associated with the cascade connection of two 
individually designed boost converters, a quadratic converter is proposed in [37, 39, 58], by 
simply replacing switch 𝑆1 in Figure 2.4 with a diode 𝐷3. The quadratic converter operates as 
two conventional boost converters in series utilising a single switch as shown in Figure 2.5. 
The quadratic boost converter can achieve wide conversion ratio and, therefore, operate 
without extreme duty ratio, since the overall voltage gain is the product of the gain of the 
multiple stages.  
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Figure 2.5 Quadratic boost converter 
The main drawback of the quadratic boost converter is that the energy is converted twice 
similar to cascade converter. Furthermore, the power switch 𝑆 and output diode 𝐷2 voltage 
stress is the same with the output voltage; thus high rated devices are necessary in the 
converter which lead to conduction losses. In high power application, the reverse recovery 
problem of the output diode is a major concern. The use of quasi resonant cell in the power 
stage to implement soft commutation can be found in [59]. 
2.3.3 Three Level Boost Converter 
Figure 2.6 shows the three level converter [38, 60, 61], and the circuit has an advantage of 
voltage stress distribution among the power devices. The device voltage stress is half of the 
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Figure 2.6 Three level boost converter 
converter output voltage. Furthermore, the topology allows a significant reduction in inductor 
volume. These typical characteristics make it more suitable than the conventional boost 
converter in voltage step-up applications. With low voltage stress across the device, a high-
performance MOSFET with low on state resistance can be employed to reduce the conduction 
loss. The switching loss is significantly reduced being a function of the voltage across the 
device and electro-magnetic interference (EMI) noise is suppressed.  
The main drawback of this topology is that the voltage gain is the same as conventional boost 
converter as such it is not adequate in many modern applications that require higher 
conversion ratio of ten times or higher. For this reason, the converter must operate at extreme 
duty ratio to achieve higher conversion ratio and the diodes reverse recovery losses is another 
concern. Furthermore, the ripple current is large in high power applications. 
2.3.4 Voltage Multiplier Cell 
An alternative technique to overcome the limitation of classical boost and buck-boost DC-DC 
converters for high performance and high conversion ratio applications is by use of voltage 
multiplier cells [23]. The use of voltage multiplier in both low and high frequency isolated 
DC-DC converters can be traced to Travelling Wave Tube Amplifiers (TWTA), mainly for 
high voltage gain [62]. The inclusion of the voltage multiplier cell is to reduce the problems 
of mass, volume and losses associated with the high voltage power transformers. Figure 2.7 
shows the basic structure of voltage multiplier cell. 
The voltage multiplier cell is another classical use of capacitor charge transference which 
produces an output voltage higher in magnitude than the input voltage without the use of the 
magnetic element. The voltage multiplier cell can be inserted into classical converters such as 
buck, boost and buck-boost to implement high step down or high step-up converters [23]. The  
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Figure 2.7 Boost converter with voltage multiplier cell 
(a) Converter structure (b) voltage multiplier cell 
new structure obtained is the same with all basic topologies. It is worth mentioning that 
insertion of the voltage multiplier cell in buck converter does not offer any practical 
advantage. When the power switch turns on, the input inductor stores energy and when the 
power switch turns off, the inductor releases its energy to the output via capacitor 𝐶𝑀1. 
Thus, 𝐶𝑀1 and  𝐶𝑀2 discharges in series to the output. The power switch voltage stress 
depends on the number of voltage multiplier cells and reduces as the number of the cells 
increases. The maximum voltage stress in the multiplier diodes and power switch is equal to 
half of the output voltage. Higher static gain is possible by employing more voltage multiplier 
cells at the expense of complexity, cost and a quite substantial amount of diode forward 
voltage drop. It is worth mentioning that insertion of the voltage multiplier cell in buck 
converter does not offer any practical advantage.   
2.3.5 Switched Capacitor/Switched Inductor Techniques 
The switched capacitor/ switched inductor technique [40] allow achieving steep voltage gain 
in classical converters. The method uses capacitor/ inductor charge transference to step-up the 
input voltage. A switching cell formed by either two capacitors and two-three diodes, or two 
inductors and two-three diodes are combined with classical converters to get a steep function. 
Depending on the cell configuration, the structures can be of two types: step-up and step 
down, only step-up is considered here. When the converter primary switch is conducting, the 
two inductors in the switch inductor cell are charged in parallel, or the capacitors in the switch 
capacitor cell are discharged in series. When the converter primary switch turns-off, the two 
inductors are discharged in series or the two capacitors are charged in parallel. 
Figure 2.8(a) shows the switched capacitor converter structure and the switched capacitor cell 
is shown in Figure 2.8(b). The switched capacitor circuit can provide a step-up function of the 
input voltage based on capacitor charge transference, when inserted in classical boost or buck- 
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Figure 2.8 Switched capacitor structure 
(a) Converter structure (b) Switched capacitor cell topologies 
boost converters [40, 63]. The diodes in the cell are forward conducting when the converter 
switch is turned off, thus, the two capacitors in the switch cell are charged in parallel by the 
converter input voltage. During the switch turn on instant, the diodes are reverse blocking, 
and the capacitors are discharged in series. Switched capacitor cell can increase the voltage 
gain and reduced the device voltage stress [64].  
Another famous circuit that utilises switched capacitor circuit is the charge pump and has 
been used in DC-DC power conversion for a long time especially in the management of 
integrated circuits. Charge pumps circuit operate based on capacitor charge transference and 
do not contain inductors [49, 64, 65]. The operation of the power switches in the converter is 
dictated by PWM duty ratio. Switched capacitor technique permit developing compact, 
lightweight converter, and the output voltage depends on the number of capacitors used. The 
efficiency of the converter is significantly reduced when a constant output voltage is required; 
due to a high pulse current which occurs at switching transient and raise the EMI labels [66]. 
In high step-up application, the circuit becomes complex with more diode forward voltage 
drops. Moreover, the number of active devices and their associated gate drives increases both 
the cost and complexity and the converter is limited to low power application. 
On the other hand, the switched inductor cell is formed by two inductors instead of capacitors 
and 2-3 diodes [40]. The switch inductor cell can as well provide step-up of the input voltage 
when combined with classical converters such as boost, buck-boost, zeta and sepic converters 
to create a new power supply. Figure 2.9(a) shows the structure of boost converter with 
switched inductor cell. Figure 2.9(b) illustrates a typical switched inductor cell. When the 
converter active switch is on, the diodes  𝐷1 and  𝐷2 became forward biased and the two 
inductors in the switch inductor cell are charged in parallel. During the switch turn off instant, 
the diodes  𝐷1 and  𝐷2 became reversed biased whilst 𝐷3 become forward biased. Thus, the 
two inductors discharged in series. Incorporation of switched inductor cell in the classical  
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Figure 2.9 Switched inductor structure 
(a) Converter structure (b) switched inductor cell 
converters provides a means of increasing the voltage gain, however, static gains of ten times 
or higher is not feasible without higher duty ratio. In addition, the device voltage stress is the 
same as the converter output voltage resulting in dominant conduction losses and severe 
reverse recovery problems limiting its use to low power applications. 
2.3.6 Voltage Lift Circuit 
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Figure 2.10 Voltage lift converter 
Voltage lift technique has been successfully applied in DC-DC converters to implement a 
series of high voltage and wide conversion ratio [41, 42, 67-69]. The output voltage of a DC-
DC converters employing voltage lift technique increases in stage by stage along arithmetic 
progression [42]. Figure 2.10 shows the voltage lift cell inserted in a conventional boost 
converter. Boost converter consisting of a single voltage lift cell has a simple structure and 
fewer components. 
In simple term the inductor and the capacitor in the voltage lift cell are charged by the input 
voltage during the switch on period and both of the capacitors and inductor discharge their 
respective stored energy in series to the output when the converter switch turns off. The main 
drawback is that the converter has lower static gain and operates with higher duty ratio 
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operation. Although it is possible to combine multiple lift circuits to push up the static gain, 
however, the increase in the voltage transfer gain in all cases is obtainable with a significant 
increase in the number of passive components. Furthermore, the switch voltage stress is the 
difference between the output and input voltages.  
Super lift [41, 67] is another technique of making the output voltage of DC-DC converter  
increasing in stages along geometric progression with either positive [41] or negative [67]. 
Effectively the voltage conversion ratio is achieved via power series. Further improvement in 
voltage gain along a power law is demonstrated in [68] by splitting a capacitor or an inductor. 
Similar work of improving the static gain in positive output super lift Luo converter by 
replacing the inductor with switched inductor is presented in [69]. This modification permits 
realising double increase in the line-to-output voltage ratio at the high values of the duty 
cycle. However, extreme duty cycle operation results in narrow turn off period of the switch. 
The output diode conducts a pulse current with high amplitude leading to severe reverse 
recovery related losses [14]. 
2.3.7 Active Network 
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Figure 2.11 Active network converter 
The operation of the active network converter is similar to the switch inductor cell [40]. The 
modification arose from eliminating diode 𝐷3 from the switched inductor cell in Figure 2.9 
(switched inductor converter) and replacing the remaining diodes 𝐷1 and 𝐷2 with an active 
switch as shown in Figure 2.11. The active network converter makes use of two inductors 
which can be integrated on the same magnetic core resulting in simpler and compact 
topology. The two inductors are charged in parallel when the active switches turns-on and 
discharged in series during the switches turn-off period, hence the name active network. The 
two active switches operate with the same PWM duty ratio [42]. 
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The main drawback of this technique is that the switched inductor converters left alone cannot 
provide wide conversion ratio. This is related to the fact that the two inductors stores energy 
similar in magnitude to the input voltage. Therefore, the active network converter provides an 
output voltage which is only three times higher than the input voltage [42]. This voltage gain 
is far less than the gain required by many applications. In addition, the output diode voltage 
stress is more than the output voltage, which can lead to reverse recovery losses in high power 
application. Besides, utilising active switches that are not connected to the same reference 
node makes the drive circuitry complex. 
Extending the static gain of the converter is demonstrated in [42] by integrating the active 
network converter with a voltage lift cell [41]. Others include switched capacitor active 
network converter [70], substituting the conventional inductors with coupled inductors in an 
active network converter [71] and multi-cell switched-inductor/switched-capacitor combined 
active-network converters [72] mainly to extend the voltage gain. 
2.3.8 Transformer Based DC-DC Converters 
The transformer is widely used in electrical circuits to step-up or step-down voltage from one 
level to another and transfer energy between the source and the load with or without galvanic 
isolation. In the majority of applications, transformers provide an impedance matching 
between the source and the load. In many applications, it is desired to incorporate a 
transformer into the switching DC-DC converter to obtain a series of step-up wide range 
voltage conversion ratio. By adjusting the turns ratio of the magnetic element extreme duty 
ratio operation can be avoided. Another advantage is that the transformer based converter 
makes the power switch voltage stress far less than the output voltage. This feature allows low 
voltage rated power devices with low on state resistance to be employed in order to reduce the 
conduction loss. The inherent leakage inductance can be used to control the current falling 
rate of the diode, thus minimising the reverse recovery related loss. Adding multiple 
secondary winding provide a means of obtaining multiple DC outputs. In some DC-DC 
converters (such as flyback and forward) a transformer performs a dual function; one is 
energy storage and two is voltage step-up using the transformation ratio. Theoretically, 
reducing the magnetic components count. Nevertheless, a transformer provides means of 
enlarging the voltage gain in other topologies (such as full and half bridge converters).  
Various high step-up topologies using magnetic means were reported in the literature [10, 43, 
44, 48, 50, 73-75].  High static gain (ten times or higher) can be achieved by adjusting the 
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turns ratio. However, higher turns ratio implies winding losses and volume. Besides, the 
volume, weight and losses of the transformer are the limiting factors of producing compact 
and efficient converter. Furthermore, the leakage inductance of transformers induces high turn 
off voltage spike on the power device which increases the switching losses, EMI problems 
which consequently degrades the converter efficiency. The transformer primary current is 
large in high power application. In addition, the output diode voltage stress is very high 
leading to the use of high rated power diodes with low switching speed [10, 73, 74] 
2.3.9 Stacked DC-DC Converters 
DC-DC converter stacking is the technique of arranging the capacitor voltages of a converter 
in series to obtain a higher output voltage which is the sum of nominal capacitor voltages 
connected in series. Many isolated converters such as current fed converter have been proved 
as suitable candidates for a high step-up application. A new non-isolated converter topology 
can be configured from the isolated converter to produce higher conversion ratio by stacking 
the secondary output side upon the primary output side [44, 76-81]. A high static gain is 
obtained because the output is in series. The advantages of this concept include distribution of 
the voltage stress on the semiconductor devices, direct leakage inductance energy recycling to 
the output side and high static gain. In addition, the secondary side voltage stress is also 
reduced significantly, since the power diodes voltage stress is the difference between the input 
voltage and the overall output voltage. This configuration allows part of the power to be 
directly transferred from the source to the output, leaving the rest of the power to be handled 
by the converter. The overall efficiency of the converter is improved when the converter 
manages the power. 
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Figure 2.12 Non-isolated stacked converter structure [82] 
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Figure 2.12 illustrate the stacked converter structure.The simplest topology is the boost 
flyback converter proposed in [82], derived by combining the conventional boost converter 
with the flyback converter. Both converters use single a switch and the boost inductor, and the 
transformer of the flyback are replaced with a coupled inductor. The boost converter acts as 
clamp circuit to depress the leakage inductance energy. A similar approach of stacking boost 
converter with sepic converter is described in [78]. Sepic integrated boost converter provides 
an additional step-up gain with the help of an isolated sepic converter since both the boost and 
sepic converters share the filter inductor and single power switch. 
Other solutions that supplement the insufficient static gain and distribute the voltage stress are 
demonstrated in [4, 46, 83]. A voltage multiplier cell is usually incorporated to enlarge the 
voltage gain. 
The major drawback of this approach is when a higher static gain is required the voltage stress 
distribution in the secondary side is no longer the case since most of the voltage stress is 
impressed on the secondary side. Besides, the audio susceptibility is high due to the direct 
connection of the input source to the output. Another concern is voltage balance of the output 
capacitors due to series connection. 
2.3.10 Integrated Converters 
At higher output voltage level, the CCM high step-up boost converter is the preferred 
topology for implementing a front-end converter. It has been mentioned in the preceding 
sections that high-efficiency is the most needed performance in all applications. It is worth 
noting that neither the capacitive nor the magnetic means can achieve higher conversion ratio 
without certain shortcomings. The former technique is based on capacitor charge transference 
and is successfully applied in voltage multiplier, voltage lift, switched capacitor, etc., mainly 
for increasing the voltage gain. Moreover, the increase in the voltage gain in all cases is 
obtainable with a significant increase in the number of passive components. Series connection 
of cells makes the whole circuit complex with additional current stresses. Whilst the latter 
(magnetic means) requires higher secondary turns ratio which implies volume, weight, losses 
which are inimical to achieving highly efficient converter. High-efficiency, high step-up 
converters have been the focus for many researchers, and a significant number of 
techniques/topologies have been proposed to this end. Majority of these topologies have been 
focused on integrating or combining the magnetic means and capacitive means to realise high 
static gain. The benefits of integrating the two techniques can be explained in threefold. First,  
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lower turns ratio could be used to configure the gain extension cell with appropriate duty ratio 
since proper duty ratio operation can result in achieving desired operating point without 
incurring excessive current or voltage stresses. Second, the integration allow utilisation of low 
power rated devices with low on-state-resistance to reduce the conduction losses. Third, the 
inherent leakage inductance of the transformer could be used to control the current falling rate 
of the output diodes and achieve soft switching operation. It is well established in the 
literature that minimising the reverse recovery characteristics of the diode enhances the 
conversion efficiency and electromagnetic interference (EMI) significantly [13, 14]. The 
integrated converter would, therefore, result in simple, compact converter with low parts 
count. So far, many high step-up boost converters using magnetic and capacitive means have 
been proposed. They include high step-up boost converters with coupled inductor and voltage 
multiplier cells [47, 50, 84-86], coupled inductor and switched capacitor techniques [76, 87-
89], integrating three-state switching cell and auto transformer [90], three-state switching cell 
and voltage multiplier cell [91].  
The main caharcteristics of the integrated topologies are:  
1. Proper duty ratio operation is made possible using the transformation ratio of the 
magnetic elements, and the output voltage can be further step-up by adjusting the 
turns ratio. 
2. The converter passive components including the transformer operate at the 
converter switching frequency which permits a reduction in weight and volume. 
3. By proper choice of the turns ratio, voltage stress across the devices is far less than 
the output voltage, allowing low rated power devices with low on-state resistance 
to reduce the conduction losses. Likewise the current stress imposed on the power 
devices is also minimized, leading to improved efficiency. 
4. The turn off voltage spike caused by the leakage inductance energy interaction with 
parasitic capacitance of the primary switch conventionally required a snubber. 
5. The current falling rate of the diode can be controlled using inherent leakage 
inductance of the magnetic element.  
Literature shows that the active and passive clamp solutions are the most widely employed 
approach for recycling the transformer leakage energy in DC-DC converters. Note that the 
main advantage of active clamp circuits is recycling the leakage inductance energy and also 
provides a mecahnism of achieving (ZVS) of the main and clamp switch [48, 50, 73, 74]. 
Sometimes, zero voltage transition (ZVT) of all the active devices can be achieved [50]. The 
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passive clamp circuits are effective in depressing the power device voltage excursion due to 
leakage energy. Nevertheless, the passive circuits [43, 70, 75, 76] do not offer (ZVS) of the 
main switch. However, this does not in any way compromise the conversion efficiency. The 
downside of the transformer/coupled inductor based converters is large input current ripple in 
high power applications due to the operation of the coupled inductor. 
To increase the power density of the state of the art high step-up boost DC-DC converters, 
multiphase current interleaving technique has been reported [4, 23, 45, 46, 83, 92-103]. It has 
been demonstrated that interleaved converters have the advantage of lower device current 
stress and better efficiency. Interleaved structure is an effective solution of reducing the 
current ripple, miniaturising the passive components and improving the transient response of 
a converter. The interleaved structure can only share the converter input current so as to 
increase the power density, but not to enlarge the voltage gain. High static gain is possible in 
interleaved DC-DC converters by utilising switched capacitor cell, voltage multiplier cell, 
transformer turns ratio or their combinations [23, 46]. 
 High Step-up DC-DC Converters Platforms 
This section outlines the general platform for developing high step-up converters with wide 
conversion ratio. The platform consists of voltage gain extension cell that integrates capacitor 
charge transference and magnetic means. For example, a switched capacitor and coupled 
inductor can be integrated to configure the voltage gain extension cell. This cell can be 
inserted between the power switch and diodes of the conventional boost converter to realize 
high step-up boost converter platform. The typical platform is shown in Figure 2.13. 
Due to this voltage extension cell, the main limitations of a basic converter in a high step-up 
application such as extreme duty ratio operation can be overcome. By proper choice of the 
turns ratio, the current or voltage stresses imposed on power devices can be dramatically 
reduced. Consequently, low rated MOSFET with low on-state-resistance can be employed to 
reduce the conduction losses. In order to increase the power density of high step-up converter, 
the voltage gain extension cell can as well be inserted in an interleaved structure as shown in 
Figure 2.14.  This platform for the high step-up converter is deduced from proposed concepts 
introduced in [47, 50, 76, 84-89] and [4, 23, 45-47, 83, 92-103] for single phase and 
interleaved converters respectively. Also, this platform can be utilised to drive the future high 
step-up boost converters.   
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Figure 2.13 Typical circuit for high step-up dc-dc conversion 
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Figure 2.14 Typical circuit for interleaved high step-up dc-dc conversion 
 Classification of Non-isolated DC-DC Boost Converters 
Several high step-up DC-DC converters have been proposed in the literature for the purpose 
of improving key issues associated with conventional topologies, such as efficiency, static 
gain and power handling capability. State of the art techniques include interleaving, 
magnetic/capacitor charge transference and their variations. Coveters can be further classified 
as those with or without wide voltage conversion ratio. 
2.5.1 Step-up Converters without Wide Voltage gain 
Basic boost and buck boost converters are the typical topologies without wide conversion 
ratio. They have only one degree of freedom (duty cycle) to enlarge the voltage gain. Other 
topologies without wide conversion ratio includes conventional interleaved, three level boost 
converters. Figure 2.15 shows the classification of the converters without wide voltage gain.     
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2.5.2 Step-up Converters with Wide Voltage gain    
Wide conversion ratio non-isolated boost converters possess bi-degree of freedom to enlarge 
the voltage gain. DC-DC converters with wide conversion ratio usually employ magnetic or 
capacitive means. Integrating magnetic and capacitor charge transference is another technique 
of realising topologies with wide conversion ratio. Figure 2.15 illustrates the family tree of 
high step-up converters with wide conversion ratio. 
 
Figure 2.15 Classification of step-up converters 
 High Switching Frequency Operation 
To accommodate the ever-increasing demand for compact and high efficient power supply, 
there is need to push the operating frequency of the switch-mode power supply. Since the 
volume and weight of all the passive components are function of switching frequency. High- 
frequency operation ultimately reduces the passive components size such as transformer, 
inductor and capacitor drastically. Increased speed, higher voltage or current ratings and a 
relatively low cost of these devices are the other factors that have contributed to the 
emergence of switch mode power supply. However, these benefits of switch-mode power 
converter come at the cost of higher complexity, hard switching operation which involves 
higher switching losses and EMI noise. These problems are the major factors that inhibit 
PWM converters from operating at higher operating frequency. Any attempt to push the 
operating frequency to design compact, high-performance system, the switching loses are 
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further aggravated which ultimately compromises the converter efficiency. Although the 
power devices are capable of being operated at a higher frequency, these problems pose a 
practical upper limit on the operating frequency. 
However, reducing the operating frequency is not a good solution regarding power density 
and cost. As the operating frequency increases so does the switching losses. The switching 
losses are mainly caused by abrupt turn-on of the switch which causes the energy store in the 
parasitic capacitance of the device to dissipate within the device. In practice, when a power 
device makes an instantaneous switching transition (from on to off and vice versa), an overlap 
exist between current and voltage waveforms [13, 51]. A typical switching trajectory of hard 
switching power device is shown in Figure 2.16.  
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Figure 2.16 Typical linearized switching trajectory of power device 
By applying a positive gate signal to the switch; during turn on instant the current build up 
consist of a short delay 𝑡𝑑(𝑜𝑛)  followed by the rise time 𝑡𝑟 . After a finite time duration the 
current flow through the switch and the switch voltage drop to a small on state value 𝑉𝑜𝑛 with 
a fall time 𝑡𝑓 . The shaded area indicates an overlap of switch voltage and current during 
switching transition 𝑡𝑆(𝑜𝑛), 𝑡𝑆(𝑜𝑓𝑓) , which denotes power loss during each period. Since power 
loss depends on the product of voltage and current. The energy dissipated within the device 
during the switching transition is denoted by 𝑃𝑜𝑛 and 𝑃𝑜𝑓𝑓  respectively. These losses are 
referred to as switching losses and are proportional to the switching frequency. 
Since the efficiency of the power converter is the most needed performance and to achieve 
higher efficiency, a way to reduce or eliminate the switching losses must be conceived. 
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Passive turn-on and turn-off snubbers are used to control the rate of rising of voltage or 
current during switching transitions, clamp voltage overshoot and minimize switching losses. 
However, snubbers only transfer the losses from switch to the snubber capacitor, and, 
therefore, do not result in overall reduction of the losses [10, 16]. Switching condition of 
semiconductor devices in switch mode power supply can be further improved by 
incorporating certain resonant circuit in PWM converter [59, 104-106]. This modification 
reduces the switching loss and allows the converter to operate with higher switching 
frequency. But at the expense of increased circulating current which further increases 
conduction losses. Another major drawback of the resonant converters is variable frequency 
operation which makes the design of the passive components difficult [105]. 
Soft switching is a compromise between the PWM and resonant converter and is targeted 
towards minimizing the switching losses without a significant increase in circulating current. 
Soft switching combines the resonant and PWM technique to soften the switching transition 
and reduce circulating current with fixed switching frequency operation [16, 57, 73, 107]. Soft 
switching performance is realized with energy recovery snubbers, in which the energy stored 
in the snubber capacitor or inductor is transferred to the source or load, instead of being 
dissipated. At any instant the switch is made to change its state (from off to on and vice versa) 
when either voltage across it or current through it is zero, which minimizes the power loss in 
the device; such switching action is termed as the soft switching. In zero-voltage-switching 
(ZVS), the switch changes its state when the voltage across it is zero, whereas in zero-current-
switching (ZCS), the switch changes its state when current through it is zero. The (ZVS) or 
(ZCS), are collectively referred to as soft switching, and can be realized in different ways, 
which are further described in the subsequent section. 
 Soft Switching Performance in High Step-up Converters 
In switch mode power converters, the power semiconductors turn-on and turn-off under hard 
switching condition resulting in switching losses and stress. The switching loss is proportional 
to the switching frequency, overcoming the problem of switching loss allows higher 
switching frequency operation in power converters. Various techniques such as passive 
snubbers, resonant and soft switching techniques can be implemented in the power stages to 
improve the efficiency of the converters. The concept of soft switching is built around 
combining the advantages of conventional PWM technique and resonant technique. The soft-
switched converter utilizes the resonance in a controlled manner, such that the resonance 
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occurs prior to the turn-on and turn-off instances so as to create (ZVS) and (ZCS) conditions. 
At all other instances, the converter behaves like a conventional PWM converter. A soft 
switching technique provides an effective solution of suppressing EMI and has been 
successfully applied to converters, inverters and rectifiers. (ZVS), (ZCS) and voltage 
clamping are the emphasis of the next sections [108, 109]. 
2.7.1 Zero Voltage Switching (ZVS) Technique 
The objective of the technique is to use resonance to force the voltage across the device to 
zero prior to its turn-on or turn-off. A (ZVS) turn-on is implemented by discharging the 
parasitic capacitor and subsequently forcing the antiparallel diode of the device to conduct 
prior to the application of the gate signal. Therefore, the switch turns-on with only antiparallel 
diode voltage drop. A (ZVS) turn-off is achieved sometimes by adding a capacitor across the 
switch to limits the overlap between the voltage and current during turn-off. If the switch 
voltage waveform is shaped during turn-on and turn-off period (i.e. switching transition) to 
create a (ZVS) condition, such phenomenon is called zero voltage transition (ZVT). 
MOSFET is used in a medium power, suitable for high switching frequency applications and 
have significant drain source capacitance; they are mostly used in (ZVS) circuits. An external 
snubber capacitor is often added to drain-source capacitance to ensure (ZVS) turn-off.  To 
ensure (ZVS) turn-on of the device a negative current usually discharges the snubber 
capacitor and makes the antiparallel diode conduct so that the device can turn-on with (ZVS) 
condition. 
2.7.2 Zero Current Switching (ZCS) Technique 
(ZCS) is another technique similar to (ZVS) that uses resonance to force the current following 
through the switch to zero during turn-on or off. A (ZCS) turn-on is implemented by 
including a small inductor in series with the switch that controls the rise of the current when 
the switch turn-on. During turn-on, the switch current increases linearly from zero. Finally, 
the switch can be commutated at the next zero current duration. Likewise, if the switch 
current waveform is shaped during turn-on and turn-off period (i.e. switching transition) to 
create a (ZCS) condition, such phenomenon is called zero current transition (ZCT).  The 
major drawback of MOSFET when used to implement (ZCS) is the capacitive turn-on losses 
and high current stress. IGBT is a minority carrier device, have large tail current in the turn-
off process. Thus, (ZCS) are useful particularly in minimizing the switching loss for power  
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devices such as IGBT.   
2.7.3 Voltage Clamping 
In a transformer based DC-DC converter, the interaction between leakage inductance and the 
parasitic capacitor of the switch induces high voltage stress to the primary switch and 
traditionally requires a snubber. RCD snubber can be used to limit to switch voltage 
excursion, however, the energy recovered is dissipated as heat within the snubber. To 
overcome the limitation of the RCD snubber, a clamp circuit can be incorporated in the power 
stage to limit the turn-off voltage spike of the switch and recycle the leakage energy. This 
approach makes use of either passive clamp circuit (composed of a diode and a capacitor) [10, 
55] or the active clamp circuit (composed of a switch and a capacitor) [46, 48, 50, 73, 110]. 
The leakage inductance energy is transferred to the clamp capacitor during the primary switch 
turn-off period and subsequently recycled to the output. The clamp circuit is always off during 
boost mode and in series with the primary converter switch. The active clamp circuit not only 
resets the leakage energy but also realizes (ZVS) for all the active switches [46, 48, 50, 73, 
110]. The downside of this method is a significant amount of conduction loss due to 
circulating current flowing through the clamp switch or its antiparallel diode. 
 Reverse Recovery Characteristic of Output Diode 
The CCM of operation is the preferred method of operating boost converter. However, if a 
boost converter operates under CCM, the reverse recovery current of the output diode has a 
detrimental effect on the performance of the converter. This is related to fact that once a diode 
is conducting, and suddenly its forward current reduces to zero (as a result of application of 
reverse voltage), the diode continues to conducts due to the minority carriers that remain 
stored within the p-n junction (depletion region of the junction) and bulk semiconductor 
material. This phenomenon requires a certain time for the minority carriers to recombine with 
the opposite charges and become neutralized [13]. The reverse recovery time induces more 
turn on loss to the power switch, which consequently, increases the switching losses and 
compromises the converter efficiency.  
Significant efforts have been made in recent years to improve the efficiency of the high step-
up boost converters. One of the key focuses is on alleviating the adverse effect of output diode 
reverse recovery problem on the conversion efficiency and electromagnetic interference EMI.  
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The efficiency of CCM boost converter can be significantly improved if the output diodes 
could be turned off softly [111]. The recent state of the art solutions involve turning the diode 
off softly by controlling the current falling rate of the diode during turn off with the aid of 
additional components to form active snubber [104, 112, 113] or passive snubber [114, 115]. 
The active snubber employs an active auxiliary switch and passive components such as 
capacitors, inductors, and diodes whilst the passive snubber uses only the passive 
components. 
Besides soft switching turn off of the diode, the active snubber has another advantage of 
implementing (ZVS) of the main switch. However, adding a snubber circuit with active 
switch increases the complexity of the converter. Also the active snubber exhibit voltage and 
current stresses on the devices. The passive snubber behaves in a similar way with the active 
counterpart with exception of (ZVS) soft switching performance. The main drawback of the 
snubber circuits is significant current and voltage stresses are incurred by the primary switch 
which necessitates the use of higher rated components [114, 115]. 
Another approach involves shifting the output diode current to another branch with additional 
switch and passive component to form an active snubber [111]. The snubber uses only three 
components to offer soft switching of both the output diode and the added switch at no extra 
current or voltage stress. This technique produces higher efficiency, because the power loss in 
the branch is less. The main drawback of this approach is the circulating current in the 
auxiliary switch increases the conduction loss. Also overlapping between the driver signal of 
the main switch and auxiliary switch usually leads to short circuit and the overall failure of 
the circuit. 
A simple and effective method to control the current falling rate of the output diode in CCM 
boost converter is proposed in [116]. The technique suggests shifting the diode current to a 
new branch. The new branch consists of a diode and secondary winding of a coupled inductor. 
Literature shows that a boost converter can achieve current steering using the leakage 
inductance of the coupled inductor. The current falling rate of both diodes is controlled with 
no additional current or voltage stresses. 
 Summary 
The major concern related to efficiency of basic non-isolated converters in high step-up 
applications, such as boost and buck-boost, is the extreme duty ratio operation. Consequently, 
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high voltage and current stresses are incurred by the semiconductor devices which ultimately 
compromise the efficiency. Within this context, this chapter presented an extensive review of 
the techniques of achieving a high static gain in non-isolated DC-DC boost converters. 
Various methods used in developing high step-up boost converters have been described, 
considering that the increase in the output voltage of the boost based converters must not rely 
on the duty cycle. Three level converter, cascade boost converter and quadratic converter can 
avoid extreme duty operation. However, their applications are limited to low power level. 
With capacitor charge transference methods it is possible to achieve high voltage gain, but a 
trade-off is necessary regarding part count and efficiency. Converters with coupled inductors 
can easily achieve high output voltage by utilising the transformer function. However, a 
clamp circuit is necessary to handle the leakage energy. The high step-up conversion 
techniques are demonstrated and explained using their respective circuit diagram, the voltage 
extension cell or both. 
In practice, the most widely used methods of achieving high voltage gain in DC-DC 
converters are magnetic and capacitive means. Nevertheless, the aforementioned methods can 
be integrated to configure a higher voltage gain DC-DC converter. For the state of the art high 
step-up boost DC-DC converters to increase its power density, multiphase current interleaving 
technique is usually employed. 
In order to produce a compact converter high switching frequency operation has been 
suggested in the literature. However, higher switching frequency operation introduces 
switching losses. In order to reduce the switching losses and improve the efficiency, an active 
or passive soft switching scheme can be employed to achieve (ZVS) or (ZCS).  The reverse 
recovery current of the output diode has a detrimental effect on the performance of the 
converter. State of the art solutions involves turning the diode off softly by controlling the 
current falling rate of the diode during turn off with the aid of additional components. Based 
on the preceding revision, the major challenges in high step-up converters are: extreme duty 
cycle operation, high voltage and current stresses, switching losses and reverse recovery 
problem of the output diode. The concept of developing high-efficiency, high step-up boost 
converters is reviewed, and a clear picture and platforms of the future non-isolated high step-
up DC-DC converter is made in this chapter. 
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Single phase Converter Steady State 
Analysis and Design 
 Introduction 
A non-isolated high step-up converter can be developed by incorporating a voltage gain 
extension cell which integrates switched capacitor and a transformer [23, 43, 48, 50] see a 
typical platform in Figure 2.13. The use of voltage gain extension cell is to overcome the 
limitations of basic topologies in high step-up DC-DC conversion. Depending on the 
configuration, the voltage gain extension cell is a classical use of capacitor charge 
transference in conjunction with transformer turns ratio. This structure usually produces a 
static gain of ten times or higher required by many emerging applications. High-frequency 
operation permits reduction of the passive components size, but at the expense of increased 
switching losses. Soft switching techniques can be implemented in the power stage to 
improve the efficiency [23, 43, 48, 50, 117, 118] since the converter efficiency is the most 
desirable performance in all applications.  As previously explained, the application of passive 
or active clamping schemes in the converter power stage circuit to implement soft switching 
performance does not alter the performance of the original structure regarding the static gain. 
This chapter presents a single-phase DC-DC converter topology proposed with the objective 
of achieving ten times voltage gain and low voltage stress on semiconductors. In order to 
achieve this goal, a voltage gain extension cell configured by integrating coupled inductor and 
switched capacitor is inserted in a conventional boost converter. The topology introduced in 
this chapter is deduced from the high step-up converter platform in chapter 2. The coupled 
inductor perform dual function, energy storage and voltage gain extension. The voltage 
extension cell comprises of two capacitors, coupled inductor secondary winding, a diode and 
auxiliary switch. The two capacitors are charged in parallel and discharged in series to enlarge 
the voltage gain when the coupled inductor operates as a transformer in flyback and forward 
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mode. Furthermore, the leakage inductance of the coupled inductor is utilised in alleviating 
the reverse recovery problem of the diodes and achieving (ZVS) for all active devices. An 
active clamp circuit is employed to suppress the leakage energy of the coupled inductor and to 
clamp the voltage level of the active switches. The operating principles along with the design 
example are described in detail. Experimental results from a 250 W prototype are included to 
validate the effectiveness of the proposed topology in a high step-up application. 
 Proposed Converter and Operational Principle 
3.2.1 Circuit Configuration and Description 
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Figure 3.1 Circuit configuration of the proposed converter 
Figure 3.1 shows the circuit configuration of the proposed soft-switching single phase high-
step-up DC-DC boost converter. Low voltage sources such as battery pack, ultra-capacitor, 
photovoltaic or fuel cell can be placed on the input voltage side to drive the converter. The 
output high voltage DC bus serves as the main power bus that provides power output to the 
load which is typically an inverter for grid connected system. Effectively, the converter serves 
as an interface for energy transfer between a low voltage source and high voltage DC bus. In 
many applications, the low voltage source suffers quick start up, load changes and also during 
transient conditions. In this case, the high side voltage has to be regulated using appropriate 
control techniques to produce a steady output voltage despite these variations. The converter 
employs one coupled inductor denoted as 𝐿. The primary and secondary windings of the 
coupled inductor were denoted as 𝐿𝑎 and 𝐿𝑏 respectively. The primary winding 𝐿𝑎 serve as a 
filter inductor as in conventional flyback converter and is coupled to its corresponding 
secondary winding 𝐿𝑏. The primary and secondary windings of the coupled inductor is 
represented by 𝑛1, 𝑛2 and the coupling reference denoted by ‘’*’’. The converter primary 
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switch is denoted by 𝑆. The active clamp circuit consists of clamping switch 𝑆𝐶  and the clamp 
capacitor 𝐶𝐶. The voltage extension cell comprises the secondary winding of the coupled 
inductors 𝐿𝑏, the clamp switch 𝑆𝐶, clamp capacitor 𝐶𝐶 , regenerative diode 𝐷𝑟 and the switched 
capacitor 𝐶𝑚. 𝐷𝑂, 𝐶𝑂 are the output diode and filter capacitor and 𝑅𝑂 denotes the load resistor. 
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Figure 3.2 Equivalent circuit of the high step-up boost converter 
Figure 3.2 illustrates the equivalent circuit of the proposed high step-up boost converter. 
𝐶𝑆 denotes the parallel capacitor of the main switch 𝑆, including the parasitic capacitor of the 
main switch and the possible added parallel capacitor to implement (ZVS). The drain-source 
voltage of the primary switch is represented as 𝑣𝑑𝑠. 𝑉𝑖𝑛, 𝑉𝑂 are the input and output voltages 
of the converter respectively. The coupled inductor can be modelled as an ideal transformer 
with define turns ratio. The ideal transformer primary winding is in parallel with magnetizing 
inductor 𝐿𝑚 and then in series with a leakage inductance 𝐿𝐿𝑘 [48, 73, 119]. The turns ratio 𝑁 
and coupling coefficient of the ideal transformer can be expressed as 
 𝑁 =
𝑛2
𝑛1
 (3.1)  
 
𝑘 =
𝐿𝑚
𝐿𝐿𝑘 + 𝐿𝑚
 (3.2)  
3.2.2 Converter Principle of Operation 
The proposed converter design is based on (CCM), and such operation is guaranteed 
throughout the full range of duty ratio variation under resistive loads. The gate signal of the 
clamp switch 𝑆𝐶 is complimentary to that of the main switch 𝑆. The steady state waveform of 
the proposed converter is shown in Figure 3.3. There are eight modes of operation in one 
switching cycle. For completeness, the equivalent circuits corresponding to each operational 
stage are illustrated in Figure 3.4. 
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Figure 3.3 Steady state theoretical waveforms 
Mode 1 [𝑡0 − 𝑡1] (figure 3.4a): Before 𝑡1 the main switch 𝑆 is conducting, whilst the clamp 
switch 𝑆𝐶 is turned off. Magnetizing inductance 𝐿𝑚 is charged linearly by the input 
voltage 𝑉𝑖𝑛. The regenerative diode 𝐷𝑟 is reversed biased and the output diode 𝐷𝑂 is forward 
biased. During this time, the clamp capacitor 𝐶𝐶, the switched capacitor 𝐶𝑚 and the coupled 
inductor secondary winding 𝑛2 are in series to enlarge the voltage gain. The coupled inductor 
magnetizing and leakage currents during this instant are 
 
𝑖𝐿𝑚(t) = 𝐼Lm(𝑡0) +
𝑉𝑖𝑛
(𝐿𝑚)
(𝑡 − 𝑡0) (3.3)  
 
𝑖𝐿𝑘(t) = 𝑖𝐿𝑘(𝑡0) +
𝑉𝑖𝑛 − (𝑉𝑜𝑢𝑡 − 𝑉𝐶𝑚 − 𝑉𝐶𝐶)/𝑁
𝐿𝐿𝑘
(𝑡 − 𝑡0) (3.4)  
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Figure 3.4 Operational stages equivalent circuits 
(a)Mode 1(𝑡0 − 𝑡1), (b) Mode2 (𝑡1 − 𝑡2), (c) Mode 3(𝑡2 − 𝑡3), (d) Mode 4(𝑡3 − 𝑡4) 
(e) Mode 5 (𝑡4 − 𝑡5), (f) Mode 6 (𝑡5 − 𝑡6), (g) Mode 7 (𝑡6 − 𝑡7), (h) Mode 8 (𝑡7 − 𝑡8) 
Mode 2 [𝑡1 − 𝑡2] (figure 3.4b): At time 𝑡1 the main switch turns off, the parallel capacitor 𝐶𝑆 
resonate with leakage inductance 𝐿𝐿𝐾. The parallel capacitor 𝐶𝑆 of the main switch is charged 
continuously by the leakage inductor current 𝑖𝐿𝑘 towards clamp capacitor voltage 𝑉𝐶𝑐. 
Because 𝑖𝐿𝑘 is relatively large and 𝐶𝑆 is small, the drain-source voltage 𝑣𝑑𝑠 of the main switch 
rises with a constant slope from zero. The turn-off loss of the main switch 𝑆 is reduced 
because of parallel capacitor 𝐶𝑆 . The drains-source voltage 𝑣𝑑𝑠 of the primary switch is 
derived as: 
Chapter 3: Single phase Converter Steady State Analysis and Design 
 
45 
 
𝑣𝑑𝑆  ≈
𝐼𝐿𝐾(𝑡1)
𝐶𝑠
(𝑡 − 𝑡1) (3.5)  
Mode 3 [𝑡2 − 𝑡3] (figure 3.4c): At time 𝑡2, the voltage across the main switch rises to the 
clamp capacitor voltage which makes the antiparallel diode of the clamp switch  𝑆𝐶 to 
conduct. The leakage inductance energy is released to the clamp capacitor 𝐶𝐶.  Therefore, the 
drain-source voltage 𝑣𝑑𝑠 of the primary switch is clamped to clamp capacitor voltage 𝑣𝐶𝐶  and 
the leakage current 𝑖𝐿𝐾 is commutated to the antiparallel diode of the clamp switch. The 
output diode current  𝑖𝐷𝑜 decreases toward zero and the leakage inductance controls its current 
decrease rate thus alleviating reverse recovery loss. The leakage inductance current decreases 
in approximately linear rate given by  
 
𝑖𝐿𝐾(t) ≈ 𝑖𝐿𝐾(𝑡2) −
𝑉𝐶𝐶
𝐿𝐿𝐾
(𝑡 − 𝑡2) (3.6)  
Mode 4 [𝑡3 − 𝑡4] (figure 3.4d): The output diode 𝐷𝑂 turns off softly at 𝑡3 with (ZCS), and the 
output capacitor supplies the load. Conversely, the voltage across the regenerative diode falls 
to zero and therefore becomes forward biased. The clamp and switched capacitors are now 
charged in parallel by the input voltage 𝑉𝑖𝑛. During this period, the leakage inductance 𝐿𝐿𝐾 
resonates with clamp and switched capacitors. The leakage inductance decreases linearly 
given by 
 
𝑖𝐿𝐾(t) ≈ 𝑖𝐿𝐾(𝑡3) −
𝑉𝐶𝑐 − [𝑉𝐶𝑚 − 𝑉𝐶𝑐] 𝑁 − 𝑉𝑖𝑛⁄
𝐿𝐿𝐾
(𝑡 − 𝑡3) (3.7)  
Mode 5 [𝑡4 − 𝑡5] (figure 3.4e): The turn on gate signal of the clamp switch can be applied at 
time 𝑡4 to implement the (ZVS) whilst its antiparallel diode is conducting.  
Mode 6 [𝑡5 − 𝑡6] (figure 3.4f): At time 𝑡5 the clamp switch 𝑆𝐶 is turned off, the clamp circuit 
is disconnected. The regenerative diode 𝐷𝑟 is still conducting and switched capacitor is 
charged through the coupled inductor secondary winding. A resonance is formed between the 
leakage inductance 𝐿𝐿𝑘 and the switch parallel capacitor 𝐶𝑆. The parallel capacitor of the 
switch is discharged by the magnetizing inductor current and the reflected secondary winding 
current. The drain-source voltage of the main switch decreases with constant slope and is 
given by 
 
𝑣𝑑𝑆 = 𝑉𝐶𝑐 +
𝐼𝐿𝐾(𝑡5)
𝐶𝑠
(𝑡 − 𝑡4)  ≈  𝑉𝐶𝑐 (3.8)  
Mode 7 [𝑡6 − 𝑡7] (figure 3.4g): This mode begins when the voltage across the parallel 
capacitor drops to zero at time 𝑡6. The leakage inductor current 𝑖𝐿𝑘 forces the antiparallel 
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diode of the main switch 𝑆 to conduct. The leakage inductance and parallel capacitor stop 
resonating. The leakage inductance current rising rate is given by 
 
𝑖𝐿𝑘(t) =
𝑉𝐶𝑚 +𝑁𝑉𝑖𝑛
𝑁𝐿𝐿𝑘
(𝑡 − 𝑡6) (3.9)  
Mode 8 [𝑡7 − 𝑡8] (figure 3.4h): the turn on gate signal of the main switch 𝑆 can be applied at 
time 𝑡7 to implement the (ZVS) of the main switch when its antiparallel diode is conducting. 
The main switch 𝑆 turns on under (ZVS) condition. The regenerative diode current 𝑖𝐷𝑟 
decreases toward zero, and its current decrease rate is controlled by the leakage inductance 
thus alleviating the reverse recovery loss. At the end of this stage, 𝑖𝐷𝑟 reaches zero and the 
output diode  𝐷𝑂 becomes forward biased, and new switching cycles ensue. 
 Steady State Performance Analysis 
3.3.1 Voltage Gain 
Under ideal conditions, the coupled inductor is assumed to be well coupled, and the leakage 
inductance is considered to be zero. The power switches are ideal with zero conduction 
voltage drops, all capacitors are large enough and their voltages assumed to be constant in one 
switching cycle. The MOSFET parallel capacitors are ignored. When the main switch turns-
on, the magnetizing inductor is charged by the input voltage, and based on Kirchhoff’s 
voltage law (KVL) the voltage across the magnetizing inductor can be denoted as 
 𝑉𝐿𝑚 = 𝑉in (3.10)  
The induced voltage across the secondary winding of the coupled inductor is given by 
 𝑉𝐿𝑏 = 𝑁𝑉𝐿𝑚 (3.11)  
During the same instant, the diode 𝐷𝑟 is reversed blocking and the output diode 𝐷𝑂 is forward 
conducting, the clamp capacitor and switched capacitor discharges in series, the power is 
transferred from the source to the load. The output voltage is given by 
 𝑉𝑂  = 𝑉𝐶𝑚 + 𝑉𝐶𝐶 + 𝑁𝑉in  (3.12)  
Applying the inductor volt-second balance principle to the magnetizing inductor, the voltage 
across the clamp capacitor can be expressed as 
 
𝑉𝐶𝑐 =
𝑉𝑖𝑛
(1 − 𝐷)
 (3.13)  
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When the main switch 𝑆 turns off, the clamp switch turns on after finite time delay, the clamp 
and switched capacitors are charged in parallel, the voltage across the switched capacitor is 
derived as  
 𝑉𝐶𝑚 =  𝑁(𝑉𝐶𝐶 − 𝑉𝑖𝑛) + 𝑉𝐶𝐶  (3.14)  
From (3.12), (3.13) and (3.14) the ideal voltage gain is given by  
 
𝑀𝑖𝑑𝑒𝑎𝑙 =
𝑉𝑜
𝑉𝑖𝑛
=
𝑁 + 2
(1 − 𝐷)
 (3.15)  
From (3.15), the numerator consists of coupled inductor turns ratio 𝑁, which provides another 
degree of freedom to enlarge the voltage gain other than the PWM duty cycle. The curve of 
the ideal voltage gain 𝑀𝑖𝑑𝑒𝑎𝑙 as a function of duty cycle under various turns ratio of the 
couple inductor is plotted as shown in Figure 3.5. When the turns ratio increases, the voltage 
gain also increases. The increase in the voltage gain corresponds to a specific value of the 
duty cycle; the choice of a particular voltage gain is usually guided by this relationship. 
 
Figure 3.5 Ideal voltage gain characteristic for various D and 𝑁 values 
In practice, it is almost impossible to achieve 100% coupling between the coupled inductor 
primary and secondary windings. From the steady state analysis in section 3.2.2, to achieve 
the (ZVS) for both the main and clamp switches over a useful operating range, the leakage 
inductance is considered in the analysis. Besides, the inherent leakage inductance of the 
coupled inductor can also be used as a means of controlling the current falling rate of the 
diodes. Consequently, the leakage inductance is considered and the voltage conversion ratio is 
derived as follows: 
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The simplified steady state waveform used for the derivation is shown in Figure 3.6. As 
explained in section 3.2.2, the operational interval [𝑡1 −  𝑡4] , [𝑡5 −  𝑡8] are very short and 
therefore neglected in the analysis. The resonant waveform of the leakage inductor current is 
also ignored. However, it is assumed to be piecewise linear with a straight line during 
subintervals. The complete switching cycle is now represented by the on state [𝑡0 −  𝑡2]  and 
off state [𝑡2 −  𝑡7]. 
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Figure 3.6 Simplified waveform for voltage gain derivation 
The average current through the output and regenerative diodes are equal to the load current. 
Whereas the peak value of the regenerative and output diode currents is given by  
 
𝐼𝐷𝑟𝑝𝐾 =
2𝐼𝑂
(1 − 𝐷)
 (3.16)  
 
𝐼𝐷𝑜𝑝𝐾 =
2𝐼𝑂
𝐷
 (3.17)  
The voltage across leakage inductance during the main switch on period is denoted by 
 
 𝑉𝐿𝑘_𝑜𝑛 =
 𝐿𝐿𝑘𝑁 𝐼𝐷𝑜_𝑝𝑘
D
=
 2𝐿𝐿𝑘𝑁 𝐼𝑂 𝑓𝑆
𝐷2
 (3.18)  
When the main switch turns off and the clamp switch turns on. The voltage across the leakage 
inductance can be expressed as  
 
 𝑉𝐿𝑘_𝑜𝑓𝑓 =
 𝐿𝐿𝑘𝑁 𝐼𝐷𝑜_𝑝𝑘
(1 − D)
=
 2𝐿𝐿𝑘𝑁 𝐼𝑂 𝑓𝑆
(1 − 𝐷)2
 (3.19)  
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Based on KVL, the voltage across the switched capacitor and the output voltage are given by 
(3.20) and (3.21) 
 𝑉𝐶𝑚 =  𝑁 (𝑉𝐶𝐶 − 𝑉𝑖𝑛 −  𝑉𝐿𝑘𝑜𝑓𝑓) + 𝑉𝐶𝐶 (3.20)  
 𝑉𝑜𝑢𝑡  = 𝑉𝐶𝑚 + 𝑉𝐶𝐶 +  𝑁(𝑉𝑖𝑛 −  𝑉𝐿𝑘𝑜𝑛) (3.21)  
From (3.12), and (3.13) - (3.21) the voltage gain is obtained as 
 
𝑀𝑟𝑒𝑎𝑙 =
𝑉𝑜
𝑉𝑖𝑛
=
𝑁 + 2
(1 − 𝐷)
 
1
1 + 2𝑄𝑁2 𝐷2 + 2𝑄𝑁2 (1 − 𝐷)2⁄⁄
  (3.22)  
Where𝑄 = (16 · 𝑓𝑆 · 𝐿𝑘) 𝑅𝑂⁄  
Once the leakage inductance is considered to be zero in equation (3.22), then it is exactly the 
same as equation (3.15). Beside coupled inductor turns ratio and the duty cycle 𝐷, the voltage 
gain is related to switching frequency 𝑓𝑆  load resistor 𝑅𝑜 and the leakage inductance 𝐿𝐿𝑘. The 
curve of the voltage gain versus duty cycle and the leakage inductance is shown in Figure 3.7, 
with a fixed turns ratio N equal to 2. It is apparent that the leakage inductance degrades the 
voltage conversion ratio. 
 
Figure 3.7 Voltage gain characteristic of the converter for various Q values 
3.3.2 Voltage Stress Analysis 
The voltage stress regarding the converter active switches (main and clamp) are the same and 
are derived from (3.15), by neglecting the voltage ripple on the clamp capacitors. The voltage 
stress of the switches is given by 
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𝑉𝑆 = 𝑉𝑆𝐶 =
𝑉𝑖𝑛
(1 − 𝐷)
 (3.23)  
The voltage stress of the output diode 𝐷𝑂 and the regenerative diode 𝐷𝑟 is the same and 
increases as the turns ratio of the coupled inductor increases. However, it is always less than 
the output voltage and is expressed as  
 
𝑉𝐷𝑂 = 𝑉𝐷𝑟 ≅ 𝑉𝑂 − 𝑉𝐶𝐶 =
(𝑁 + 1)𝑉𝑖𝑛
(1 − 𝐷)
 (3.24)  
The curve relating the normalized semiconductors voltage stress and coupled inductor turns 
ratio is plotted in Figure 3.8, using (3.23) and (3.24). It can be seen that the voltage stress on 
main and clamp switch decreases with an increase in turns ratio. Whereas the diodes voltage 
stress increases with an increase in the coupled inductor turns ratio. Usually, there is a design 
trade-off in selecting the turns ratio and components rating.  
 
Figure 3.8 Normalized semiconductors voltage stress as function of turns ratio 
3.3.3 Current Stress Analysis 
In order to obtain the power device current stress easily the short switching transitions are 
ignored, only the on and off period of the main and clamp switches are considered. The 
coupled inductor is assumed to be perfectly coupled and current through the leakage inductor 
𝐿𝐿𝐾 is considered to be linear. Likewise, the clamp switch current is also perceived linear. 
With the aforementioned assumptions, the steady state operation is now simplified to two 
stages as shown in Figure 3.9. 
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Figure 3.9 Simplified converter waveforms for current stress analysis 
From steady state analysis in section 3.2.2, the average current of the output diode 𝐷𝑜, the 
regenerative diode 𝐷𝑟  are equal to the output current and is given by 
 𝐼 𝐷𝑟_𝑎𝑣𝑔 = 𝐼 𝐷𝑜_𝑎𝑣𝑔 = 𝐼𝑂_𝑎𝑣𝑔 (3.25)  
The current rising rate of regenerative and output diode is approximately linear. The peak 
currents of the diodes are expressed in (3.16) and (3.17) respectively. The current of the main 
switch 𝑆 at the turn on instant is the input current, and during turn off, is the summation of the 
input current and the reflected secondary winding current, given by 
 
𝐼𝑆_𝑝𝑘 = 𝐼𝑖𝑛 +
2𝑁𝐼𝑂
𝐷
 (3.26)  
Assuming the conversion efficiency of the power converter to be 100% (i.e. lossless), the 
input and output current relationship can be expressed as 
 
𝐼𝑖𝑛 =
(𝑁 + 2)𝐼𝑂
(1 − 𝐷)
  (3.27)  
Therefore, the RMS current of the main switch is given by 
 
𝐼𝑅𝑀𝑆_𝑆 = √
∫ 𝑖𝑆
2(𝑡)𝑑𝑡
𝐷𝑇𝑠
0
𝑇𝑆
= 𝐼𝑖𝑛√𝐷 +
2𝑁(1 − 𝐷)
(𝑁 + 2)
+
4𝑁2(1 − 𝐷)2
3𝐷(𝑁 + 2)2
 (3.28)  
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𝐼𝑅𝑀𝑆_𝑆 =
(𝑁 + 2)𝐼𝑂
(1 − 𝐷)
√𝐷 +
2𝑁(1 − 𝐷)
(𝑁 + 2)
+
4𝑁2(1 − 𝐷)2
3𝐷(𝑁 + 2)2
 (3.29)  
The current through the clamp switch during the turn on instant is the turn-off current of the 
main switch 𝑆. Whilst the clamp switch current during the turn off instant is the difference 
between the input current and the reflected current of the regenerative diode. The current 
through the clamp switch during turn off is expressed mathematically as   
 
𝐼𝑆𝐶_𝑂𝐹𝐹 = 𝐼𝑖𝑛 −
2𝑁𝐼𝑂
(1 − 𝐷)
 (3.30)  
Similarly, the RMS current of the clamped switch is given by 
 
𝐼𝑅𝑀𝑆_𝑆𝐶 = √
∫ 𝑖𝑆𝑐
2(𝑡)𝑑𝑡
(1−𝐷)𝑇𝑠
𝐷𝑇𝑠
𝑇𝑆
= 𝐼𝑖𝑛√
4𝑁2(1 − 𝐷3)
3(𝑁 + 2)2𝐷2
−
(2𝑁 + 𝐷 − 𝑁𝐷)(𝑁 − 2)(1 − 𝐷)
𝐷(𝑁 + 2)
 
(3.31)  
 
𝐼𝑅𝑀𝑆_𝑆𝐶 =
(𝑁 + 2)𝐼𝑂
(1 − 𝐷)
√
4𝑁2(1 − 𝐷3)
3(𝑁 + 2)2𝐷2
−
(2𝑁 + 2𝐷 − 𝑁𝐷)(𝑁 − 2)(1 − 𝐷)
𝐷(𝑁 + 2)
 (3.32)  
According to (3.29) and (3.32), the current stress of the active devices is a function of the 
coupled inductor turns ratio and duty cycle. By proper choice of the coupled inductor turns 
ratio, the current stress imposed on the primary switch can be minimized, leading to improved 
efficiency. 
3.3.4  (ZVS) Soft Switching Performance  
The (ZVS) turn off of the main and clamp switch is achieved due to the existence of parallel 
capacitor 𝐶𝑠. The (ZVS) turn on of the main and clamp switches are realized naturally because 
the antiparallel diodes of the clamp switches are conducting before the application of their 
corresponding gate signal. To ensure (ZVS) of the main switch, the drain-source voltage of 
main switch 𝑆 should be decreased to zero before a turn-on gate signal is applied. In other 
words, the energy stored in the parallel capacitor should be less than the energy stored in the 
leakage inductance when the main switch turns off. The parallel capacitor 𝐶𝑆 is discharged by 
the coupled inductor primary current 𝐼𝐿𝑎 at time 𝑡6 see (Figure 3.4f), to ensure (ZVS) of the 
main switch the following relation should be satisfied 
  𝐿𝐿𝑘𝐼𝐿𝑎 
2 ( 𝑡6) ≥   𝐶𝑆𝑉𝑑𝑠
2  (3.33)  
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Equation (3.33) can be simplified using the ideal circuit of the nonisolated auto-transformer 
shown in Figure 3.10. The transformer has only one winding with primary and secondary 
turns 𝑛1and 𝑛2 respectively [92]. N is defined as the turns ratio like in conventional 
transformer. The voltage and current relationship in the isolated and nonisolated structure are 
the same given by 
 𝑣2 = 𝑁 𝑣1 
 𝑖1 = 𝑁 𝑖2 
*
*
1
2
3
4
v1
v2
n1
n2
+
-
+
-
 
Figure 3.10 Current and voltage relationship of a non-isolated transformer [92] 
The current through the primary side is given by 
  𝑖𝐿𝑎 =  𝑖𝑝 =  𝑖1 −  𝑖2 = (𝑁−1) 𝑖2 (3.34) 
 To ensure (ZVS) of the main switch the following equation should be satisfied 
 
𝐿𝐿𝑘((𝑁−1) 𝐼𝑜)
2 ≥  𝐶𝑆  
𝑉𝑜
2(1 − 𝐷)2
(𝑁 + 2)2
 (3.35)  
The (ZVS) boundary of the main switch as a function of the input voltage and output power is 
plotted in Figure 3.11 using (3.35). It can be seen that as the output power increases, the 
current required to implement the (ZVS) also increases. It is worth mentioning the (ZVS) soft 
switching performance of the main switch can be easily realized under high output power 
condition. Note that the (ZVS) boundary of the main switch becomes wider with a smaller 
value of the parallel capacitor of MOSFET. Effectively with a parallel capacitor of 2.2 nF, the 
(ZVS) of the main switch can be achieved when output power is 75 W.  
The parallel capacitor is normally selected from (3.35). In general, a larger value of parallel 
capacitor allows greater reduction of turn-off loss. However, it may introduce more turn-on 
losses. 
Chapter 3: Single phase Converter Steady State Analysis and Design 
 
54 
 
Figure 3.11 ZVS boundary of main switch as a function of input voltage and output power 
The trade-off in parallel capacitor selection lies on the minimization of the turn-on and turn-
off losses. It can be seen that sufficient leakage inductor energy is required to discharge the 
parallel capacitor during the dead time interval to ensure (ZVS) turn-off. This argument may 
allow the use of small parallel capacitor or complete elimination. Likewise, the (ZVS) of the 
clamp switch is also a function of the output power and tends to increase with increase in 
output power. The (ZVS) turn-on condition of the clamp is achieved easily over the entire 
load range. 
 Performance Comparison 
A performance comparison is made between coupled inductor boost converter with buck-
boost active clamp (BBAC) [73] Figure 3.12, an active clamp coupled inductor converter with 
extended voltage doubler cell (ACCIB) [48] Figure 3.13, and the proposed converter to 
appreciate the merits of the proposed topology. Table 3.1 shows the comparison regarding the 
semiconductors voltage stress, parts count, switching loss and static gain. 
As can be seen in Table 3.1, the proposed converter can achieve the same or higher voltage 
conversion ratio with a lower turns ratio of the coupled inductor, when compared to the other 
two topologies, lower turns ratio reduces the copper loss and coupled inductor size. The 
power switches in BBAC suffers highest voltage stress followed by the ACCIB converter. 
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Figure 3.12 Buck-boost active clamp converter [73] 
 
Figure 3.13 Active clamp coupled inductor boost converter [48] 
Table 3.1 Performance comparison between (BBAC), (ACCIB) Converters and Proposed Converter 
Topology BBAC  
Converter 
ACCIB  
Converter 
Proposed 
Converter 
Active Switches 2 2 2 
Diodes 1 2 2 
Voltage gain 
(1 + 𝑁𝐷)
(1 − 𝐷)
 
(1 + 𝑁)
(1 − 𝐷)
 
(2 + 𝑁)
(1 − 𝐷)
 
Voltage stress of 
active switches 
𝑉𝑂
(1 + 𝑁𝐷)
 
𝑉𝑂
1 + 𝑁
 
𝑉𝑂
2 + 𝑁
 
Voltage stress of 
diodes 
(1 + 𝑁)𝑉𝑂
(1 + 𝑁𝐷)
 𝑉𝑂 
(1 + 𝑁)𝑉𝑂
(2 + 𝑁)
 
Soft switching (ZVS) (ZVS) (ZVS) 
Switching Losses Low Low Low 
The proposed converter suffers least voltage stress regarding power switches. Likewise, the 
diode voltage stress in the BBAC is the highest of all the three converters and the diode 
reverse recovery losses is significant. In the case of ACCIB, the voltage stress of the diode is 
the same as the output voltage. However, in the proposed topology the diode voltage stress is  
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always less than the output voltage, and low voltage rated diodes typically recover faster 
leading to the alleviation of the diode reverse recovery losses even under high power 
application. It is worth mentioning that the proposed converter does not require any start up-
up circuitry. However, a start-up process is necessary for ACCIB to limit the inrush current. 
 Design Consideration 
3.5.1 Coupled Inductor Turns Ratio Design 
The key design step is to choose either the coupled inductor turns ratio that guarantee a 
modest duty cycle of the power device or the duty cycle that realizes low turns ratio and 
achieves the required voltage gain. As previously explained, the turns ratio determine the 
switch voltage and current requirements. Proper turns ratio selection; ultimately avoid 
extreme duty ratio operation. The coupled inductors turns ratio and duty cycle are both 
obtained from (3.15), and expressed as 
 
𝑁 =
𝑛2
𝑛1
= [
𝑉𝑜
𝑉𝑖𝑛
(1 − 𝐷) − 2] 
𝐷 = 1 −
𝑉𝑖𝑛
𝑉𝑜
(𝑁 + 2) 
(3.36)  
A turns ratio of 𝑁 = 𝑛2 𝑛1⁄ = 1.8 is chosen which gives a corresponding duty cycle of 0.6. 
3.5.2 Leakage Inductance Design 
The coupled inductor should be well coupled to minimize the leakage inductance value since 
it has been established in section 3.3.1, that the leakage inductance degrades the conversion 
efficiency of the converter. Consequently, the leakage inductance should be carefully 
designed. From (3.22), the leakage inductance can be expressed as  
 
𝐿𝐿𝐾 =
𝑅0𝐷
2(1 − 𝐷)[(𝑁 + 1) −𝑀(1 − 𝐷)]
2𝑁2𝑀𝑓𝑠(1 − 2𝐷 + 2𝐷2)
 (3.37)  
The leakage inductance plays a role in achieving the (ZVS) soft switching performance of the 
active devices over a useful operating range, and also controls the current falling rate of the 
diodes. Hence, the leakage inductance should be selected carefully. 
3.5.3 Magnetizing Inductor Design 
A good criterion for designing the magnetizing inductance is to maintain the continuous  
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inductor current mode and set an acceptable current ripple in the magnetizing inductor. The 
ripple magnitude of the magnetizing inductor current is given by 
 
Δ𝐼𝐿𝑚 =
𝑉𝑖𝑛𝐷
𝐿𝑚𝑓𝑠
 (3.38)  
From (3.38) the magnetizing inductor can be expressed as 
 
 𝐿𝑚 =
𝑉𝑖𝑛𝐷
Δ𝐼𝐿𝑚𝑓𝑠
 (3.39)  
Where Δ𝐼𝐿𝑚 is the magnetizing inductor current ripple. A current ripple up to 20% of the 
magnetizing inductor current is used in the coupled inductor design. 
3.5.4 Magnetic Core Selection 
The magnetic core is selected based on the required inductance and peak inductor current. The 
magnetic component size is calculated using the core geometry method of [120]. The 
inductance required with DC bias and the DC current are the two parameters required. 
Following this method, a Kool Mµ ® toroidal core (77100-A7) from Magnetic Incorporation 
is selected. The Kool Mµ powdered cores have advantages of low losses at a higher 
frequency. The coupled inductor is implemented on the toroid (77100-A7), the primary 
winding has 32 turns with one strand of 175/40 Litz wire, and the secondary winding has 58 
turns with one strand of 100/40 Litz wire. The measured magnetizing inductance is 83 µH, 
and the measured leakage inductance on the primary side is 1.3 µH.   
3.5.5 Clamp Capacitor Design 
As previously explained, the clamp circuits provides the benefits of recycling the coupled 
inductor leakage energy whilst minimizing the switch voltage stress. The main function of the 
clamp capacitor is to suppress the high voltage spikes and avoid excessive resonant ringing of 
the primary switch caused by the interaction of the leakage inductor of the coupled inductor 
and parallel capacitor of the switch. The clamped capacitor is linearly discharged by the 
secondary reflected magnetizing current of the coupled inductor. Assuming that the 
magnetizing inductor current is ripple-free, the clamping capacitor needs to maintain a 
balance between charging and discharging. As demonstrated in [16], the reasonable 
compromise for the clamp capacitor selection is to choose the closest value so that one-half of 
the resonant period exceeds the maximum turn-off time of the main switch. From [16], the 
clamp capacitor can be selected using equation (3.40). 
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𝐶𝐶 ≥
(1 − 𝐷)2
𝜋2𝐿𝐿𝐾𝑓𝑠
2 (3.40)  
3.5.6 Switched Capacitor Design 
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Figure 3.14 Voltage and current waveform of switched capacitor 
Considering the assumptions made in section 3.3.1, the switched capacitor serves as a voltage 
source in the converter, the ripple voltage should be limited to reasonable value during 
selection. The peak-peak switched capacitor ripple voltage can be calculated by considering 
the waveform shown in Figure 3.14. The shaded area 𝑄 represents the energy stored in the 
switched capacitors 𝐶𝑚 in one switching cycle. The peak-to-peak voltage ripple 𝛥𝑣𝐶𝑚 is 
obtained by considering the area charged by the switched capacitor 𝐶𝑚, which is given by 
 
 𝛥𝑉𝐶𝑚 =
𝛥𝑄
𝐶𝑚
=
1
𝐶𝑚
∗
1
2
∗
𝛥𝐼𝐶𝑀
2
∗ (1 − 𝐷 + 𝛥𝐷)𝑇𝑆 (3.41)  
The ripple magnitude of the switched capacitor current is given by 
 
𝛥𝐼𝐶𝑀 =
4𝐼𝑂
(1 − 𝐷 + 𝛥𝐷)
 (3.42)  
From (3.41) and (3.42) the switched can be selected from (3.43) 
 
 𝐶𝑚 =
𝐼𝑂
Δ𝑉𝐶𝑚𝑓𝑠
 (3.43)  
Where Δ𝑉𝐶𝑚 is the voltage ripple of the switched capacitor. A voltage ripple of 10% is used in 
both the clamp and switched capacitors during component selection. 
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3.5.7 Output Capacitor Design 
The major criteria guiding the choice of output capacitor is utilizing enough capacitance to 
satisfy the allowable output voltage ripple. In a CCM, it is assumed that all the ripple 
components of the diode current 𝐼𝐷𝑜 flow through the capacitor and the average value flows 
through the load resistor. Therefore, the average diode current can be expressed as  
 
𝐼𝐷𝑜_𝑎𝑣𝑔 =
𝐼𝑂
(1 − 𝐷)
 (3.44)  
Based on Kirchhoff’s current law (KCL) the average diode current can be denoted by 
 
𝐼𝐷𝑜 = 𝐶𝑂
𝑑𝑣𝑜
𝑑𝑡
− 𝐼𝑂  (3.45)  
From (3.44) and (3.45) 
 
𝐶𝑂
𝑑𝑣𝑜
𝑑𝑡
=
𝐼𝑂
(1 − 𝐷)
− 𝐼𝑂 (3.46)  
 
𝐶𝑂𝑑𝑣𝑜 =
𝐼𝑂𝐷
(1 − 𝐷)
𝑑𝑡 (3.47)  
From section 3.2.2, 𝑑𝑡 represent the main switch off time interval in which the output current 
flowed through the load via the output diode and expressed mathematically as (1 − 𝐷)𝑇𝑠 (see 
Figure 3.3). 𝑑𝑣𝑜 is the peak-peak ripple voltage of the output capacitor. Using this relation the 
output capacitor value can be chosen from (3.49) by allowing appropriate voltage ripple in the 
output capacitor.  
 
𝐶𝑂 =
𝐼𝑂𝐷
𝛥𝑣𝑜(1 − 𝐷)
∗ (1 − 𝐷)𝑇𝑠 (3.48)  
 
𝐶𝑂 =
𝐼𝑂𝐷
𝛥𝑣𝑜𝑓𝑠
 (3.49)  
3.5.8 Power Device Selection 
The power devices can be selected from (3.24) and (3.27) by considering an acceptable 
voltage and current margins. 
3.5.9 Time Sequence Design 
The approximate dead time between the turn-off of the main switch and the turn-on of the 
corresponding clamp switch is to implement (ZVS) turn on condition of the clamp switch. 
The gate signal of the clamp switch can be applied whilst its antiparallel diode is conducting. 
The approximate time delay is  
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𝛥𝑡𝑆1_𝑜𝑓𝑓 𝑆𝐶1_𝑂𝑛 =
𝑉𝐶𝑐1𝐶𝑆1
𝐼𝐿𝑚
 (3.50)  
Likewise the dead time between the turn off of the clamp switch and turn-on of the 
corresponding main switch is to ensure (ZVS) turn on condition of the main switch. The best 
criterion is to allow for a one-quarter of the resonant time between the leakage inductance and 
the parallel capacitor [16]. This is expressed as 
 𝛥𝑡𝑆𝐶1_𝑜𝑓𝑓 𝑆1_𝑂𝑛 =
𝜋
2
√𝐿𝐿𝑘1𝐶𝑆1  (3.51)  
The major advantage of the dead time design is to prevent an overlap of the main and clamp 
switch gate signals. Any accidental overlap could lead to short circuit and failure of the circuit    
 Simulation Results 
A Matlab-Simulink environment is used to investigate the performance of the converter with a 
20 V input voltage, 190 V output voltage and an output power of 250 W. A detail description 
of the closed loop model is contained in Appendix A. The switching frequency is 50 KHz, the 
components selection is based on the analysis presented in section 3.3 and design criteria of 
3.5 respectively. The converter parameters are listed in Table 3.2. 
Table 3.2 Converter Simulation Parameters 
Components Symbol Parameters 
DC Input voltage 𝑉𝑖𝑛 20 V 
DC Output voltage  𝑉𝑂 190 V 
Output power  𝑃𝑂 250 W 
Switching 
Frequency 
𝑓𝑠 50 KHz 
Magnetizing 
Inductance 
𝐿𝑚 82 µH 
Leakage Inductance 𝐿𝐿𝐾 1.3 µH 
Turns Ratio 𝑁 (𝑛1 𝑛2⁄ ) 1:1.8 
MOSFETS    
(Power switches)  
𝑆, 𝑆𝑐 
CSD19536KCS 
(𝑅𝐷𝑆_𝑜𝑛 = 2.3 𝑚𝛺. 𝐶0𝑠𝑠 = 2.3 𝑛𝐹) 
Diodes  𝐷𝑟 , 𝐷𝑂 
MBUR42050G                           
(𝑉𝐹 = 0.86 𝑉, 𝑉𝑅 = 250 𝑉 ) 
Capacitors 
𝐶𝐶  4.7 µF 
𝐶𝑚  10 µF 
𝐶𝑂 50 µF 
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Figure 3.15 shows the simulation results of the converter. The (ZVS) of the main and clamp 
switch are shown in Figure 3.15(a) and Figure 3.15(b), the voltage stress of the converter 
active switches is 60V, which is far lower than the converter output voltage. Therefore, low 
rated power devices can be utilised to reduce the conduction losses. Figure 3.15(c) illustrates 
the clamp circuit performance; note that the voltage stress on the clamp capacitor is also 60 V, 
which coincides with the active devices voltage stress. As can be seen, when the main switch 
turns off the leakage energy is released to the clamp capacitor such that the switch voltage is 
clamped.  
Figure 3.15(d) and Figure 3.15(e) shows the secondary and primary winding currents of the 
coupled inductor respectively. The (ZCS) turn off of the diodes as well as their current and 
voltage stress are illustrated in Figure 3.15(f) and Figure 3.15(g). The maximum voltage stress 
of the diodes is exactly 140V, which is less than the output voltage of the converter, a key 
operational advantage of the proposed circuit. Importantly, the simulation results validate the 
converter analysis described in section 3.3. 
 
    
        
Figure 3.15 Simulation Results 
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Figure 3.15 (Continuation) Simulation results 
 Experimental Verification 
3.7.1 High Step-up Active Clamp Boost Converter Prototype 
To verify the performance of the high step-up converter a 250 W prototype has been 
implemented in the laboratory. The parameters of the converter along with the component 
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ratings are derived from section 3.5 and are as listed in Table 3.2 for reference. The 
parameters used in the simulation are the same with that of the experimental prototype, in 
order to make a comparison. 
Figure 3.16 shows the photograph of the experimental prototype, detail explanation of the 
hardware can be found in Appendix B. Other details describing the control overview 
including the microcontroller, gate drive sensor measurements and complete experimental set-
up are explained in Appendix C and Appendix D respectively.    
 
Figure 3.16 Photograph of the experimental prototype 
3.7.2 Measured Experimental Waveforms 
The proposed single phase converter prototype has been tested. The test is conducted under 
250 𝑊 full load condition with 20 𝑉 input voltage. The magnitude of the output voltage is 
now proportional to the duty cycle since the input voltage and turns ratio are now selected. 
With reasonable coupled inductor turns ratio design, extreme PWM duty ratio can be avoided 
in a high step-up converter. Figure 3.17 illustrate the complimentary gate signals of the main 
and clamp switches.  
From the gate signals 𝑉𝑔𝑆, the duty ratio 𝐷 of the main switch is approximately 0.64 and the 
off time duration (1 − 𝐷) is 0.36 respectively. 𝑉𝑔𝑆𝐶 is the gate signal of the clamp switch and 
is complimentary to that of the main switch 𝑉𝑔𝑆. As can be seen, the gate signal of the main 
switch is complimentary to that of corresponding clamp switch. 
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Figure 3.17 Complimentary gate signals of the main switch and clamp switch 
Main switch gate signal (purple), clamp switch gate signal (green)                                                                                                                                                        
These gating signals are the required PWM duty ratio signal to derive the converter switches 
as explained in section 3.2.2. Furthermore, the gate signals indicate proper PWM duty ratio 
utilization by the switches. 
Figure 3.18 illustrates the measured waveform of the leakage inductor current (i.e. primary 
current of the coupled inductor). The leakage inductor current is continuous throughout the 
entire switching cycle without a break. Hence, this operation can be described as continuous 
conduction mode CCM. The leakage inductor current ripple is large, specifically due to the 
 
Figure 3.18 Leakage inductor current waveform 
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net effect of the magnetizing inductor current and secondary winding reflected current when 
the converter primary switch turns off. The marked area represents the secondary winding 
reflected current contribution to the current ripple. The measured peak-peak leakage inductor 
current is 20 𝐴 in simulation and 19 𝐴 in the experiment. In comparison with the simulation 
results in Figure 3.15(e), it is apparent that the experimental leakage inductor current 
waveform matches closely with the simulation.  
Figure 3.19 shows the measured drain-source voltages of the active switches 𝑣𝑑𝑠, 𝑣𝑑𝑠𝑐 and 
their corresponding switch currents 𝐼𝑠, 𝐼𝑠𝑐 respectively. The voltage stress of the active 
switches is 60 𝑉, this also validates the simulation results shown in Figure 3.15a and Figure 
3.15b. Now referring to the theoretical analysis (see equation (3.23)); it is fair to conclude that 
the experimental results validates the simulation results closely and in agreement with the 
analysis. Likewise, the measured switch currents match closely in both simulation and 
experiment. Pertinent to illustrating the active switches voltage stress, Figure 3.19 
demonstrates the (ZVS) soft switching characteristics of the main and clamp switches. 
However, details of the soft switching performance of both active switches are further 
illustrated with the aid of Figure 3.20 and Figure 3.21 respectively. As can be seen in Figure 
3.20, before the main switch turns on, its drain source voltage drops to zero and the main 
switch apparently turns on with (ZVS) condition. After the main switch turns on, the switch 
current rises almost linearly to zero and becomes positive, similar to the simulated behaviour 
shown in Figure 3.15a. This further illustrates the operation of active clamp circuit, in which  
 
Figure 3.19 Main and clamp switch current and voltage waveforms 
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Figure 3.20 (ZVS) details of main switch 
 
Figure 3.21 (ZVS) details of clamp switch 
the bidirectional magnetizing current is used to achieve (ZVS). Here bidirectional 
magnetizing current meant that the coupled inductor ripple current is allowed to become 
negative relative to magnetizing current for a portion of each switching period.  There is 
resonant ringing across the main switch during turn off. The ringing is largely due to the 
resonant frequency formed by the clamp capacitor and leakage inductor. 
In order to significantly reduce the ringing, the resonant frequency should be sufficiently low 
by using large value of clamp capacitor. However, using a large value of clamp capacitor to 
supress the ringing yields no improvement in the clamp circuit performance and result in a 
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bulky capacitor. Figure 3.21 shows close up of (ZVS) performance of clamp switch; this trace 
clearly displays the clamp switch transition from on to off and vice versa. 
The clamp circuit performance is shown in Figure 3.22. The measured waveforms comprises 
of the drain-source voltage of primary switch, the voltage across and current flowing through 
the clamp capacitor. As can be seen, when the main switch turns off, the clamp switch 
conducts and the voltage spikes of the main switch due to the leakage inductor energy is 
suppressed by the clamp capacitor. The voltage stress of the primary switch is the same as the 
voltage across the clamp capacitor (i.e. 60 V) and is far lower than the converter output 
voltage. This allows low-rated high-performance power device to be utilised to reduce the 
conduction loss. Furthermore, in comparison with the simulated result in Figure 3.15(a) and 
Figure 3.15(c), it is clear that the clamp circuit behaviour is the same in both simulation and 
experiment. It is worth noting that the peak current of the clamping capacitor is 20 𝐴 in both 
simulations and experimentally measured waveform. 
 
Figure 3.22 Clamp circuit performance 
Figure 3.23 illustrates the regenerative and output diode measured current and voltage 
waveforms. It can be seen both diodes turn off softly with (ZCS), leading to alleviation of the 
reverse recovery related losses and EMI. As previously explained the leakage inductor is in 
series with the diodes and, therefore, control their current decrease rate during turn off. The 
reverse recovery problem of the diodes is solved, even though the converter has high output 
voltage. 
The voltage stress of output and regenerative diodes is 155 V approximately. Here there is a  
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discrepancy of 15 V between the experimental and the simulation results in Figure 3.15(f) and 
Figure 3.15(g). However, the voltage stress of the diodes is less than the converter output 
voltage. This experimental result further confirms that the diodes voltage stress is less than 
the converter output voltage. Close up of (ZCS) turn-off performance of the diodes is shown 
in Figure 3.24, the reverse recovery time (a finite duration of time in which the minority 
carriers recombine with opposite charges and become neutralized) is very short which clearly 
indicates that the reverse recovery related loss is alleviated.  
 
Figure 3.23 Diodes voltage and current waveforms 
 
Figure 3.24 Close up of diodes (ZCS) turn off and reverse recovery alleviation 
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 Efficiency Measurement and Power Loss Analysis 
Figure 3.25 shows the simulated and measured efficiency curves of the proposed converter. 
The maximum simulated efficiency of the converter is 96.8%, whilst good performance is 
achieved for the entire load range. For instance, the full load efficiency is 95%. The peak 
measured efficiency of 94.7% is recorded whilst good performance is also achieved for the 
entire load range. The measured full load efficiency is 93.5%.  
 
Figure 3.25 Measured Efficiency 
 
Figure 3.26 Converter loss distribution 
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Figure 3.26 illustrates the theoretical analysis of the converter losses at full load. The total 
loss of the converter is 8.5 W. Significant amount of the losses comes from coupled inductor 
core and iron losses. The iron and core loss of the inductor each contribute 29% of the total 
converter losses. Power switch and diode conduction losses account for 9% and 24% of the 
total losses respectively. The switching loss of the main and clamp switches is negligible due 
to (ZVS) performance. The diodes switching losses and associated reverse recovery related 
losses are also negligible as a result of (ZCS) turn off operation. Refer to appendix D for 
detail power loss analysis or calculations of the converter. 
 Summary 
This chapter presents the theoretical analysis and performance of a new single phase high-
step-up boost converter integrating coupled inductor and switched capacitor. The 
experimental results obtained from the built prototype validate both the theory and operational 
characteristic of the converter. It is shown that the converter achieved the desired ten times 
(10X) voltage gain with lower transformation ratio, thereby reducing the volume and losses 
associated with the coupled inductor. Furthermore, the conversion ratio can be further 
increased by adjusting the coupled inductor turns ratio. It is also shown that the converter has 
the advantage of achieving (ZVS) of all the active switches and low circulating current in the 
clamp circuit. Unlike many of power converters presented in literature, the proposed topology 
exhibit low devices voltage stress which allow low rated high performance power devices to 
be used to reduce the conduction loss. The diodes voltage stress is significantly less than the 
converter output voltage and the low-rated power diodes typically recover faster. The diodes 
turn off softly with ZCS by utilizing the inherent leakage inductance of the coupled inductor 
to control their current falling rate. The leakage inductor energy is recycled to the output thus 
improving the overall efficiency. 
Importantly, the results demonstrate that the circuit is capable of achieving high voltage 
conversion ratio and does not require extreme PWM modulation signals. Such characteristics 
are desirable features of power converters operating in high step-up applications. The 
proposed converter is well suited to many industrial applications, such as renewable energy 
power converters and electric vehicle systems, where high gain power converter technology is 
becomingly increasingly important. 
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Utilization of Passive Clamp Circuit 
in High Step-up Converter 
 Introduction 
A high turn-off voltage spike seen by the primary switch of coupled inductor converter (as a 
result of parasitic oscillation between the coupled inductor leakage inductance and MOSFET 
parallel capacitor) traditionally requires the use of resistor-capacitor-diode RCD snubber to 
limit the switch voltage spike. However, the recovered leakage inductance energy dissipates 
as heat within the snubber. The shortcomings of the RCD snubber can be largely overcome to 
greater extent by employing clamp circuits (active and passive clamps). Active clamp method 
has been explored in [16, 48, 50, 73, 84]. The benefits of active clamp circuit include 
recycling the leakage inductance energy with minimal voltage stress on the power devices. 
Furthermore, the active clamp circuit (ACC) provides a means of achieving zero voltage 
switching (ZVS) and lowers the current decrease rate of the output diode. The main drawback 
of the ACC solution is added complexity, besides cost increase and losses related to the clamp 
circuit [10, 43]. In addition, any overlap between the main and clamp switch gate signals 
could lead to short circuit and failure of the circuit.  
For this reason, to improve reliability and reduce circuit complexity and cost, a passive clamp 
circuit (PCC) is sometimes employed. A passive clamp solution is introduced in [10], to reset 
the leakage inductor energy with minimal circulating current. The operation of the PCC is 
similar to that of the active clamp counterpart, but it only uses a single switch. From a 
reliability point of view, converters utilizing a single switch not only reduce the circuit cost 
and complexity but also increase the lifetime of the converter. Whilst literature shows that the 
active and passive clamp solutions are the most widely employed approach for recycling the 
transformer leakage energy in dc-dc converters, a true performance evaluation of the clamp 
circuits when applied to the same power converter is rarely discussed. 
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This chapter investigates the performance of passive clamping circuit applied to single phase 
high step-up converter with voltage extension cell proposed in chapter 3 and compare its 
performance with that of the active clamp counterpart. The features of the converter 
employing passive clamp circuit are the same as the active clamp converter, the only 
distinction being that the passive clamp is employed to replace the active clamp. Therefore, 
there is no need for additional active device and is isolated gate driver circuit; thus the 
converter is simplified. The operating principles along with the steady state analysis are 
described in detail. Simulation, as well as experimental evidence from a 250 W prototype is 
provided to validate the theoretical results. 
 Converter Operational Analysis 
4.2.1 Circuit Description 
The analysis in section 3.2.2 shows that the antiparallel diode of the clamp switch provides a 
discharge path naturally for the leakage inductance energy before the application of the gate 
signal (see figure 3.4c). Therefore, the clamp switch providing the discharge path to the clamp 
capacitor can be replaced with a diode to form a PCC. The incorporation of a PCC into a 
single phase high-step-up DC-DC boost converter with voltage extension cell is illustrated in 
Figure 4.1.  
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Figure 4.1 Single phase non-isolated DC-DC boost converter with passive clamp 
The converter employs one coupled inductor denoted as 𝐿. The primary and secondary 
windings of the coupled inductor were denoted as 𝐿𝑎 and  𝐿𝑏 respectively. The primary 
winding 𝐿𝑎 serve as filter inductor as in conventional boost converter and is coupled to its 
corresponding secondary winding 𝐿𝑏. The primary and secondary windings of the coupled 
inductor is represented by 𝑛1, 𝑛2, and the coupling reference denoted by ‘’*’’. The main 
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switch is denoted by 𝑆. The passive clamp circuit consists of clamping diode 𝐷𝐶  and the 
clamp capacitor 𝐶𝐶. The voltage extension cell consists of the secondary winding of the 
couple inductors 𝐿𝑏, the clamp diode 𝐷𝐶 , clamp capacitor 𝐶𝐶 , regenerative diode 𝐷𝑟 and the 
switched capacitor 𝐶𝑚. 𝐷𝑂, 𝐶𝑂 are the output diode and filter capacitor; 𝑅𝑂 represents the 
output resistive load. 
Figure 4.2 shows the equivalent circuit of the proposed high step-up boost converter. The 
coupled inductor can be modelled as an ideal transformer with defined turns ratio. The ideal 
transformer primary winding is connected in parallel with magnetizing inductor 𝐿𝑚 and then 
in series with a leakage inductance 𝐿𝐿𝑘 [48, 73, 84]. 𝑉𝑖𝑛, 𝑉𝑂 are the input and output voltages 
of the converter respectively. 
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Figure 4.2 Equivalent circuit of the high step-up boost converter 
To simplify the converter analysis the following assumptions are made: 
 The power switch is ideal, but the parasitic capacitor is considered in the analysis. 
 Capacitors 𝐶𝐶,  𝐶𝑚 and  𝐶𝑂 are large enough. Thus, their voltages are constant in one 
switching cycle. 
 The coupled inductor turns ratio  𝑁 is defined as 𝑛2 𝑛1⁄ , and the coupling coefficient 𝑘 
is expressed as 𝐿𝑚 (𝐿𝐿𝑘 + 𝐿𝑚)⁄ . 
4.2.2 Modes of Operation 
The following discussion is confined to CCM operation since the converter design is based on 
CCM and such operation is guaranteed throughout the full range of the duty cycle variation 
under resistive loads similar to the one with active clamping. The clamp diode 𝐷𝐶  turns on 
and turns off naturally. Some typical steady state waveforms of the proposed converter in 
CCM operation are shown in Figure 4.3. There are five modes of operation in one switching 
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cycle; the equivalent circuits along with the current flow path corresponding to each 
operational stage are illustrated in Figure 4.4. The converter operation in CCM is analysed as 
follows: 
S 
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Figure 4.3 Some typical steady state waveforms in CCM operation 
Mode 1 [𝑡0 − 𝑡1] (figure 4.4a): Before time 𝑡1, the main switch 𝑆 is conducting. The clamp 
diode 𝐷𝐶  and output diode 𝐷𝑂 are reversed biased whilst the regenerative diode 𝐷𝑟 is forward 
biased. The current through regenerative diode decreases linearly. The current decrease rate is 
controlled by the leakage inductance 𝐿𝐿𝐾. Magnetizing inductance 𝐿𝑚 is charged by the input 
voltage 𝑉𝑖𝑛 whilst the switched capacitor is charged through the coupled inductor secondary 
winding. The leakage inductance 𝐿𝐿𝑘 resonates with the parallel capacitor of the switch 𝐶𝑆. 
The output capacitor supplies the load at this time. 
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𝑖𝐿𝑚(t) = 𝐼𝐿𝑚(𝑡0) +
𝑉𝑖𝑛
𝐿𝑚
(𝑡 − 𝑡0) (4.1) 
 𝑖𝐿𝐿𝑘(t) = 𝑖𝐿𝐿𝑘(t) + 𝐴𝑠𝑖𝑛[𝜔(𝑡 − 𝑡0) + 𝜙] (4.2) 
Where 𝜔 = (1 𝑁√𝐿𝐿𝑘𝐶𝑆⁄ ) 
𝐴 = √[
𝑉𝑖𝑛 − 𝑉𝐶𝑠(𝑡0) 𝑁⁄
𝐿𝐿𝑘
−
𝑉𝑖𝑛
𝐿𝑚
]
2
𝜔2 + 𝐼𝐿𝐿𝑘(𝑡0)2⁄  
𝜙 = 𝑡𝑎𝑛−1
𝐼𝐿𝐿𝑘(𝑡0)
{[𝑉𝑖𝑛 − 𝑉𝐶𝑠(𝑡0) 𝑁⁄ 𝐿𝐿𝑘 − 𝑉𝑖𝑛 𝐿𝑚⁄⁄ ]}  𝜔⁄
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Figure 4.4 Operational modes equivalent circuits showing current flow path 
(a) Mode 1 [𝑡0 − 𝑡1], (b) Mode 2 [𝑡1 − 𝑡2], (c) Mode 3 [𝑡2 − 𝑡3], (d) Mode 4 [𝑡3 − 𝑡4], (e) Mode 5 [𝑡4 − 𝑡5] 
Mode 2 [𝑡1 − 𝑡2] (figure 4.4b): The regenerative diode  𝐷𝑟 turns off softly at time  𝑡1 under 
(ZCS) condition. The output diode  𝐷𝑂 becomes forward biased. During this time the clamp 
capacitor 𝐶𝐶, the switched capacitor  𝐶𝑚 and the coupled inductor secondary winding are 
connected in series to enlarge the voltage gain. Meanwhile, the converter operates in flyback 
mode to supply the load. A new resonance is formed between the clamp capacitor 𝐶𝐶  the 
switched capacitor 𝐶𝑚 and the leakage inductance 𝐿𝐿𝐾. The magnetizing inductance and 
leakage inductance currents can be expressed as follows 
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𝑖𝐿𝑚(t) = 𝐼𝐿𝑚(𝑡1) −
(𝑉𝑜𝑢𝑡 − 𝑉𝐶𝑚(𝑡1) − 𝑉𝐶𝑐(𝑡1))
𝑁𝐿𝑚
(𝑡 − 𝑡1) (4.3) 
 
𝑖𝐿𝐿𝑘(t) = 𝑖𝐿𝐿𝑘(𝑡1) + 𝐴1𝑠𝑖𝑛[𝜔1(𝑡 − 𝑡1) + 𝜙1] +
𝐶𝑐 + 𝐶𝑚
(𝑁 + 2)𝐶𝑐 + 𝐶𝑚
. 𝑖𝐿𝑚(t) (4.4) 
Where 𝜔1  = (1 𝑁√𝐿𝐿𝑘𝐶𝑐𝐶𝑚 [(𝑁 + 2)2. 𝐶𝑚 + 𝐶𝑐]⁄⁄ ) 
𝐴1
= √[𝑖𝐿𝐿𝑘(𝑡1) −
𝐶𝑐 + 𝐶𝑚
(𝑁 + 2)𝐶𝑐 + 𝐶𝑚
𝐼𝐿𝑚(𝑡1)]
2
+ [
𝐶𝑐 + 𝐶𝑚
(𝑁 + 2)𝐶𝑐 + 𝐶𝑚
.
(𝑉𝑜𝑢𝑡 − 𝑉𝐶𝑚(𝑡1) − 𝑉𝐶𝑐(𝑡1))
𝑁𝐿𝑚
+
𝑉𝐿𝑚(𝑡1)
𝐿𝐿𝑘
]
2
𝜔2⁄  
 
𝜙1 = 𝜋 − 𝑡𝑎𝑛
−1 {
𝜔1. (𝐼𝐿𝐿𝑘(𝑡1) − (𝐶𝑐 + 𝐶𝑚). 𝐼𝐿𝑚(𝑡1) [(𝑁 + 2). 𝐶𝑐 + 𝐶𝑚]⁄ )
(𝐶𝑐 + 𝐶𝑚). (𝑉𝑜𝑢𝑡 − 𝑉𝐶𝑚(𝑡1) − 𝑉𝐶𝑐(𝑡1)) (𝑁𝐿𝑚(𝑁 + 2). 𝐶𝑐 + 𝐶𝑚)⁄ + 𝑉𝐿𝑚(𝑡1) 𝐿𝐿𝑘⁄
}  
Mode 3 [𝑡2 − 𝑡3] (figure 4.4c): At time 𝑡2 the main switch 𝑆 turns off, diode 𝐷𝐶  and 𝐷𝑟 are 
reversed biased whilst 𝐷𝑂 is forward biased. The magnetizing inductor current charges the 
parasitic capacitor of the switch. This mode is very short and ended when 𝑉𝑑𝑠 = 𝑉𝐶𝑐. 
Mode 4 [𝑡3 − 𝑡4] (figure 4.4d): The voltage across the switch 𝑆 rises to the clamp capacitor 
voltage and the clamp diode 𝐷𝐶  become forward biased. The leakage inductor current  𝑖𝐿𝐿𝑘  is 
commutated to the clamp diode, and the leakage inductance energy is released to the clamp 
capacitor 𝐶𝐶. The voltage across the switch 𝑆 is clamped to the clamp capacitor voltage 𝑣𝐶𝑐. 
During this time, the leakage inductance current and that of output diode 𝐷𝑂 decreases 
linearly. The current decrease rate of the output diode is controlled by the inherent leakage 
inductance of the coupled inductor. 
 
𝑖𝐿𝐿𝐾(t) = 𝐼𝐿𝐿𝑘(𝑡2) +
𝑉𝐶𝑐
𝐿𝐿𝑘
(𝑡 − 𝑡2) (4.5) 
 
𝑣𝑑𝑠(t) = 𝑉𝑑𝑠(𝑡2) +
𝐼𝐿𝑚(𝑡2)
𝐶𝐶
(𝑡 − 𝑡2) (4.6) 
Mode 5 [𝑡4 − 𝑡5] (figure 4.4e): The output diode turns off softly under (ZCS) condition at 
time 𝑡4. The regenerative diode  𝐷𝑟 begins to conduct; the diode current rises linearly, and that 
of the leakage inductance decreases linearly. The clamp and switched capacitor are now 
charged in parallel by the input voltage source 𝑉𝑖𝑛. The output capacitor supplies the load 
during this time. At the end of this mode, the clamp diode 𝐷𝐶  turns off naturally at time 𝑡5, 
and the main switch 𝑆 turns on with (ZCS) performance. Magnetizing inductance  𝑖𝐿𝑚 is 
given by 
 
𝑖𝐿𝑚(t) = 𝐼𝐿𝑚(𝑡3) −
(𝑉𝐶𝑚(𝑡3) − 𝑉𝐶𝑐(𝑡3))
𝑁𝐿𝑚
(𝑡 − 𝑡3) (4.7) 
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 Steady State Converter Analysis 
4.3.1  Voltage Conversion Ratio 
The initial development of static gain expression is considered under an ideal condition in 
which parasitic elements inherent in the power devices and passive components are not 
included in the analysis. The magnetizing inductor current is considered linear; the switching 
period consists of only on and off period. During the power switch turn on instant, the 
magnetizing inductor is charged linearly by the input voltage. Based on (KVL), the voltage 
across the primary and secondary windings of the coupled inductor is given by 
 𝑉𝐿𝑚 = 𝑉in (4.8) 
 𝑉𝐿𝑏 = 𝑁𝑉𝐿𝑚 (4.9) 
During the same time instant, the diode 𝐷𝑟 is reversed biased and the output diode 𝐷𝑂 is 
forward biased, the clamp and switched capacitors discharge in series, the power is transferred 
to the load; the output voltage can be described by 
 𝑉𝑜  = 𝑉𝐶𝑚 + 𝑉𝐶𝑐 + 𝑁𝑉in (4.10) 
Applying the inductor volt-second balance principle for the coupled inductor primary 
winding 𝐿𝑎, the voltage across the clamp capacitor 𝐶𝐶 becomes  
 
𝑉𝐶𝑐 =
𝑉𝑖𝑛
(1 − 𝐷)
 (4.11) 
When the main switch S turns off, the clamp and regenerative diodes turns on, the clamp and 
switched capacitors are charged in parallel by the input voltage, the voltage across the 
switched capacitor is derived as  
 𝑉𝐶𝑚 =  𝑁(𝑉𝐶𝑐 − 𝑉𝑖𝑛) + 𝑉𝐶𝑐   (4.12) 
From (4.10) - (4.12) the ideal voltage gain is derived  
 
𝑀𝑖𝑑𝑒𝑎𝑙 =
𝑉𝑜
𝑉𝑖𝑛
=
𝑁 + 2
(1 − 𝐷)
 (4.13) 
The static gain of the converter can be enlarged by adjusting the coupled inductor turns 
ratio 𝑁. Extreme duty cycle can be avoided by proper turns ratio design to achieve the desired 
voltage conversion ratio. In the derivation of the ideal static gain in (4.13), the leakage 
inductance is neglected. However, it is practically impossible to achieve hundred percent 
coupling between the primary and secondary windings of the coupled inductor. The passive 
clamp circuit is usually employed to limit the switch voltage excursion. The ZCS turn on 
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performance of the switch is achieved due to leakage inductance. Furthermore, to control the 
current falling rate of the diodes which results in decreased switching loss and EMI noise, the 
inclusion of the leakage inductance in the analysis is necessary. For this reason, the leakage 
inductance is considered in the voltage gain derivation. Neglecting the short operating 
intervals, the voltage 𝑉𝑂 across the output capacitor during on and off intervals is given by 
 
𝐶𝑂
𝑑𝑣𝑂
𝑑𝑡
=
𝑣𝑂 − 𝑣𝑐𝑚 − 𝑣𝐶𝑐 − 𝑁𝑣𝑖𝑛
𝑁𝐿𝐾
−
𝑣𝑂
𝑅𝑂
 (4.14) 
 
𝐶𝑂
𝑑𝑣𝑂
𝑑𝑡
= −
𝑣𝑂
𝑅𝑂
 (4.15) 
Now using state space average method [99], the average equation that describes equation 
(4.14) and (4.18) is given by  
 
〈
𝑑𝑣𝑂
𝑑𝑡
〉 =
(𝑁𝐿𝐾𝑓𝑠(𝑁 + 𝑑𝑁) + 𝑑𝑅𝑜)𝑑
′𝑣𝑜
𝑁𝐿𝐾𝐶𝑜𝑅𝑜𝑑
−
𝑣𝑖𝑛(𝑁 + 2)
𝑁𝐿𝐾𝐶𝑜
 (4.16) 
Where 𝑑′ = (1 − 𝑑). The state space average DC model that describe the equilibrium point of 
the output voltage can be obtained by letting the left-hand side (LHS) of equation (4.19) equal 
to zero. From which the voltage gain is obtained after making 𝑀 the subject of the equation. 
 
𝑀 =
𝑉𝑜
𝑉𝑖𝑛
=
𝑁 + 2
(1 − 𝐷)
 
𝐷𝑅𝑜
(𝑁𝐿𝐾𝑓𝑠(𝑁 + 𝐷𝑁) + 𝐷𝑅𝑜)
 (4.17) 
The relationship between the static gain, duty cycle, turns ratio and leakage inductance is 
plotted in Figure 4.5 . As can be seen, the voltage gain increases significantly with increased 
turns ratio. Conversely, the leakage inductance degrades the voltage gain of the converter. 
 
Figure 4.5 Voltage conversion ratio as a function of D and 𝑁 values 
Based on the preceding analysis, the leakage inductance causes duty cycle loss which leads to 
the static gain loss given by 
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Δ𝐷 =
2𝐼𝑖𝑛𝐿𝐿𝐾𝑓𝑆
𝑉𝑖𝑛𝐷 + 𝑁𝐷𝑉𝑂
 (4.18) 
From (4.18) it can be concluded that the duty cycle loss is proportional to the input current, 
leakage inductance and switching frequency.  
4.3.2 Power Devices Voltage Stress  
By neglecting the voltage ripple on the clamp capacitor, the voltage stress of the switch 𝑆 and 
clamp diode 𝐷𝐶  are obtained from (4.13).  The switch and clamp diode voltage stress are the  
same and are equal to the clamp capacitor voltage. The switch voltage 𝑉𝑑𝑠 is given by 
 
𝑉𝑑𝑠 = 𝑉𝐷𝑐 =
𝑉𝑖𝑛
(1 − 𝐷)
=
𝑉𝑂
(𝑁 + 2)
 (4.19) 
The voltage stress of the output diode 𝐷𝑂 is the same with that of the regenerative diode, 
which is equal to the difference between the output voltage and the clamp capacitor voltage. 
However, it is always lower than the output voltage and is expressed as  
 
𝑉𝐷𝑂 = 𝑉𝐷𝑟 ≅ 𝑉𝑂 − 𝑉𝐶𝐶 =
(𝑁 + 1)𝑉𝑖𝑛
(1 − 𝐷)
=   
(𝑁 + 1)𝑉𝑂
(𝑁 + 2)
 (4.20) 
From (4.19) and (4.20), the curve relating the normalized semiconductor devices voltage 
stress to 𝑉𝑂and the coupled inductor turns ratio is plotted in Figure 4.6. When the turns ratio is 
zero, the switch voltage stress is equal to half of the output voltage. And the switch voltage 
stress decreases significantly when the turns ratio increases. Therefore, low-rated high-
performance power device can be employed to improve the circuit efficiency. Likewise, the 
voltage stress of the regenerative and output diode increases as the turns ratio increases.  
 
Figure 4.6 Semiconductors devices voltage stress reduction effect 
0 1 2 3 4 5 6 7
0
0.2
0.4
0.6
0.8
1
Turns Ratio (N)
V
o
lta
g
e
 S
tr
e
s
s
 N
o
rm
a
liz
e
d
 t
o
 V
O
u
t
S and D
C
D
r
 & D
O
Chapter 4: Utilization of Passive Clamp Circuit in High Step-up Converter  
 
80 
4.3.3 Current Stress  
The current stress of the converter main switch is similar to the active clamp counterpart. For 
detail derivation, refer to Section 3.3.3. However, the current stress of the clamp diode is 
derived with the aid of Figure 4.3. It is assumed that the clamp diode conducts during half 
period of the off time duration. The peak current of the clamp diode during the turn on instant 
is the turn-off current of the main switch 𝑆. The clamp diode RMS current can be derived 
considering the clamp diode current to be piecewise linear for the half of the off time interval 
and is obtained as 
 
𝐼𝑅𝑀𝑆_𝐷𝑐 = √
1
𝑇𝑆
∫ 𝑖𝐷𝑐
2(𝑡)𝑑𝑡
(1−𝐷)𝑇𝑠 2⁄
0
= 𝐼𝑜 (
2(𝑁 + 𝐷)
(1 − 𝐷)𝐷
+
𝑁
(1 − 𝐷)
)√
(1 − 𝐷)
6
  (4.21) 
4.3.4 Diodes Reverse Recovery Alleviation 
The current falling rate of the output diode is controlled by the leakage inductance of the 
coupled inductor during mode 3 and is given by  
 
𝑑
𝑖𝐷𝑜
𝑑𝑡
=
𝑣𝐿𝑘(𝑡)
𝑁𝐿𝐿𝑘
 (4.22) 
And the voltage across the leakage inductor 𝑣𝐿𝑘 is derived as 
 
𝑣𝐿𝑘(𝑡) = 𝑉𝐶𝑐 − 𝑉𝑖𝑛 +
(𝑉𝑂 − 𝑉𝐶𝑚 − 𝑉𝐶𝑐)
𝑁
  (4.23) 
From (4.22) and (4.23), the current falling rate of the output diode can be simplify as 
 
𝑑
𝑖𝐷𝑜
𝑑𝑡
=
𝑉𝑂
𝑁(𝑁 + 2)𝐿𝐿𝑘
  (4.24) 
For the regenerative diode, its current falling rate is equally controlled by the leakage 
inductance at the end of mode 4 and is given by  
 
𝑑
𝑖𝐷𝑟
𝑑𝑡
=
𝑣𝐿𝑘(𝑡)
𝑁𝐿𝐿𝑘
 (4.25) 
And 𝑣𝐿𝑘 during this instant is obtained as 
 
𝑣𝐿𝑘(𝑡) = 𝑉𝑖𝑛 +
(𝑁𝑉𝐶𝑐 −𝑁𝑉𝑖𝑛 + 𝑉𝐶𝑐)
𝑁
 (4.26) 
From (4.25) and (4.26), the current falling rate of the regenerative diode becomes 
 
𝑑
𝑖𝐷𝑟
𝑑𝑡
=
(𝑁 + 1)𝑉𝑂
𝑁(𝑁 + 2)𝐿𝐿𝑘
  (4.27) 
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From (4.24) and (4.27), it can be concluded that the reverse recovery problem can be 
alleviated effectively by using the inherent leakage inductance of the coupled inductor to 
control the current falling rate of the diodes. Furthermore, as the turns ratio increases, a small 
leakage inductance is sufficient to alleviate the reverse recovery problem. 
 Circuit Design 
As previously explained, one of the motivations of this work is to investigate the performance 
of energy recycling schemes (the passive and active clamp circuits) when applied to the same 
high step-up converter topology. Fair evaluation and comparison between both schemes 
would be easy under similar topology with the same specification. For this reason, the design 
procedure and component selection of the components of the active clamp converter in 
chapter 3 section 3.5 are maintained. However, the active switch is replaced with the passive 
diode that can withstand similar voltage and current stress (see equation 4.16 and 4.18).  
 Simulation Verification 
A Matlab-Simulink platform is used to investigate the performance of the converter and to 
verify the analytical model. A 250 W closed loop converter has been modelled and simulated 
under full load condition with 20 V input voltage. The closed loop control scheme is an 
average current mode controller comprising of two digital PI controllers in voltage and 
current loops. There is time separation between the controllers to allow the current to change 
quickly than the voltage. Refer to Appendix A for detail description of the closed loop model 
of the converter. Converter parameters used for simulation are listed in Table 3.2.   
The drain-source voltage and current waveform of the main switch are shown in Figure 
4.7(a). It is clear that (ZCS) turn on is achieved by the main switch which reduces the 
switching losses during turn on. Figure 4.7(b) presents the waveforms of the clamp diode, and 
that of clamp capacitor is illustrated in Figure 4.7 (c). Note that, the voltage stress of the main 
switch, the clamp diode and clamp capacitor is the same. The maximum voltage stress is 60 
V, which is by far less than the output voltage. It is worth noting from the clamp diode current 
in Figure 4.7(b), that only half of the main switch off period is used to recover the leakage 
inductor energy and suppress the voltage spikes. Figure 4.7(d) shows the leakage inductor 
current, which is the net magnetizing inductor current and the reflected secondary current. 
The current and voltage stress of the diodes are shown in Figure 4.7(e) - (f) featuring (ZCS) 
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Figure 4.7 Simulation Results 
(a) primary switch waveforms (b)  clamp diode waveforms (c) passive clamp circuit performance 
(d) leakage inductor current (e) regenerative diode voltage and current stress 
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Figure 4.7 (Continued) Simulation results                                                                                                
(f) output diode voltage and current waveform 
 
turn-off, the voltage stress is 140 V, which is less than the converter output voltage. The 
simulation results presented so far are in agreement with the analysis in section 4.3 and 
further highlight the advantages of the proposed topology and passive clamp scheme. 
Experimental Validation 
4.5.1  High Step-up Passive Clamp Boost Converter Prototype 
In order to verify the operation and evaluate the performance of the converter, a 250 W 
prototype has been implemented in the laboratory and tested. The parameters of the converter 
along with the component ratings are derived from Section 3.5. The specifications are listed in 
Table 3.2. Figure 4.8 shows the photograph of the power converter prototype, the dimension 
is (120 x 110 x 45) mm. As can be seen, there is only one provision of gate drive signal. 
 
Figure 4.8 Photograph of the experimental prototype 
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The experimental set-up is the same with that of active clamp boost converter in section 3.7.1. 
The coupled inductor is also the same toroidal Kool mµ magnetic core 0077110A7 from 
Magnetics© Inc used in Chapter 3 (see section 3.7.1). Refer to Appendix B for detail 
hardware description, Appendix C for details description of the control overview including 
the microcontroller, gate drive sensor measurements and complete experimental set-up and 
Appendix D for the gate drive interface and measurements.  
4.5.2 Experimental Results 
The converter prototype has been tested under 250 𝑊 full load condition with  20 𝑉 input 
voltage. The measured drain-source voltage of the power switch 𝑣𝑑𝑆 and the switch currents 𝐼𝑠 
are shown in Figure 4.9. (ZCS) soft switching performance of the switch is achieved during 
turn on instant, which reduces the switching losses significantly. It can be seen that before the 
switch turns on, the switch current is zero and rises almost linearly from zero during turn on. 
Unlike the active clamp circuit, the magnetizing current to achieve (ZCS) is not bidirectional. 
Furthermore, the maximum voltage across the switch is approximately 60 𝑉, which is far 
lower than the output voltage. Based on this, low rated device with low on-state resistance can 
be employed to reduce the conduction loss. The key advantage of passive clamp approach is, 
only one power switch is utilized. Therefore, only one isolated gate drive is required, and the 
reliability is increased. The power switch off period (1 − 𝐷) is 0.34, and this clearly indicate 
a proper duty cycle operation is obtained due to reasonable coupled inductor turns ratio 
design.   
 
Figure 4.9 Main switch and clamp diode current and voltage waveforms 
Chapter 4: Utilization of Passive Clamp Circuit in High Step-up Converter  
 
85 
The current and voltage stress of the clamp diode are also shown in Figure 4.9. As can be 
seen, the maximum voltage stress of the clamp diode is the same with that of the primary 
switch. Details of (ZCS) soft switching performance of the switch is further illustrated in 
Figure 4.10. 
 
Figure 4.10 (ZCS) turn on detail of the main switch 
 
Figure 4.11 Passive clamp circuit performance 
Figure 4.11 illustrate the clamp circuit performance. The waveforms comprise the measured 
output voltage, drain-source voltage of the primary switch and clamp diode waveforms. As 
can be seen, the PCC achieves a similar level of performance of the active clamp counterpart 
by suppressing the voltage spikes of the switch when the main switch turns off.  However, 
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only part of the off duration period is used for resetting the leakage inductor energy.  More 
details of clamp circuit performance are shown in Figure 4.12, which include the clamp 
capacitor voltage instead of drain-source voltage of the primary switch. The voltage stress of 
these devices is 60 𝑉, a good agreement of both the simulation and steady state analysis. 
 
Figure 4.12 Clamp Capacitor current and voltage waveforms 
 
Figure 4.13 Capacitors voltage stress 
Figure 4.13 illustrates the voltage across the capacitors (clamp, switched and the output 
capacitors) of the converter. The experimental result validates the initial assumption of 
considering the capacitors as constant voltage sources. 
Figure 4.14 shows the measured waveforms of regenerative and output diodes. It can be seen  
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both diodes turn off softly with (ZCS) leading to alleviation of the reverse recovery related 
losses. Because both diodes are in series with the secondary windings of the coupled inductor, 
the leakage inductor controls the current decrease rate of the diodes. The reverse recovery 
problem of the diodes is completely solved, even though the converter has high output 
voltage. As shown in Figure 4.14, the voltage stress of the regenerative and output diodes is 
155 V approximately. Figure 4.15 shows the close up trace of the (ZCS) turn off of diodes.  
 
Figure 4.14 Diodes measured current and voltage waveforms 
 
Figure 4.15 Diodes (ZCS) turn off and reverse recovery alleviation 
Figure 4.16 illustrate the leakage inductor current (the coupled inductor primary current). The 
measured peak to peak ripple current is 19 A, As previously explained, the large ripple is 
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related to the operation of the coupled inductor; which is basically the summation of the 
magnetizing inductor current and secondary winding reflected current. The leakage inductor 
current is continuous for the entire switching cycle; it is fair to conclude that the theoretical 
analysis and the simulation results of the leakage inductor current are in agreement with the 
experimental result. 
 
Figure 4.16 leakage inductor current waveform 
 
 Performance Comparison 
In this section, the simulated results of the proposed high step-up PCC and the measured 
experimental results are compared with the calculated results. The comparison is performed 
under full load rated conditions. The comparison covers power devices voltage and current 
stresses, operating duty cycle etc., and the results are listed in Table 4.1. The calculated duty 
cycle is 0.6 whereas the simulated and measured duty cycles are 0.65, 0.66 respectively. This 
is related to the fact that the calculation is based on the ideal components. Whilst in practice, 
the components are non-ideal, loses due to coupled inductor (core and copper), power devices 
(switching and conduction) diodes conduction and forward voltage drop are inherent in the 
devices.  
Note also, the slight variation between the measured, simulated and calculated current and 
voltage stress on the converter power devices. Overall, the results agree closely with one 
another. 
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Table 4.1 Comparison between the simulated, measured and calculated results of PCC 
Topology Simulated Measured Calculated 
Operating duty cycle 
0.65 0.66 0.6 
Turns ratio 1:1.8 1:1.8 1:1.8 
Power  switch 
𝑉𝑝𝑘 
58 V 60 V 50 V 
𝐼𝑝𝑘 
24 A 19 A 25 A 
Clamp diode 
𝑉𝑝𝑘 
58 V 60 V 50 V 
𝐼𝑝𝑘 
24 A 19 A 25 A 
Regenerative 
diode 
𝑉𝑝𝑘 
140 V 155 V 140 V 
𝐼𝑝𝑘 
5 A 5 A 6 A 
Output  diode 
𝑉𝑝𝑘 
140 V 155 V 140 V 
𝐼𝑝𝑘 
3 A 3 A 4 A 
Capacitors 
Clamp 58 V 60 V 50 V 
Switched 104 V 100 V 104 V 
Output 190 V 190 V 190 V 
 Topologies Comparison  
In order to clearly distinguish between the performances of the clamp schemes (active and 
passive) and demonstrate the advantages of one scheme over the other, performance 
evaluation and comparison is made between high step-up converter with active clamping and 
the high step-up converter employing passive clamping described to this end. 
4.7.1 Power Devices Voltage Stress  
Table 4.2 shows the voltage stress comparison of the power devices in both the passive and 
active clamp converters. Although the two converters use different clamping approach, 
however, the voltage stress of both circuits appears to be the same. (i.e. the voltage stress of 
the clamp switch is the same with that of the clamp diode). All other semiconductors in the 
two circuits have the same voltage stresses (regenerative and output diode). The only 
distinction is related to the active components used. Active clamp converter has two active 
switches and two diodes whereas the passive clamp circuit has one active switch and three 
diodes respectively. 
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Table 4.2: Devices voltage stress comparison between passive and active clamp converters  
Topology Passive Clamp 
Converter 
Active Clamp 
Converter 
Number of active switches 
1 2 
Number of Diodes 
3 2 
Voltage gain 
(𝑁 + 2)
(1 − 𝐷)
 
(𝑁 + 2)
(1 − 𝐷)
 
Voltage stress of main switch 
𝑉𝑂
(𝑁 + 2)
 
𝑉𝑂
(𝑁 + 2)
 
Voltage stress of clamp switch 
- 𝑉𝑂
(𝑁 + 2)
 
Voltage stress of clamp diode 
𝑉𝑂
(𝑁 + 2)
 
- 
Voltage stress of regenerative and 
output diodes 
(𝑁 + 1)𝑉𝑂
(𝑁 + 2)
 
(1 + 𝑁)𝑉𝑂
(𝑁 + 2)
 
4.7.2 Current Stress 
Table 4.3 illustrate the current stress comparison of the passive and active clamp converters 
considering unity conversion efficiency. The main switch of both converters exhibits the same 
current stress, likewise the clamp switch, clamp diodes and the output diodes. The 
regenerative diode of passive clamp converter suffers a slightly higher current stress when 
compared with active clamp counterpart. 
Table 4.3: Semiconductors current stress comparison between passive and active clamp converters 
Topology Passive Clamp 
Converter 
Active Clamp 
Converter 
Current gain 
(𝑁 + 2)
(1 − 𝐷)
 
(𝑁 + 2)
(1 − 𝐷)
 
Current stress of  main switch 𝐼𝑖𝑛 +
2𝑁𝐼𝑂
𝐷
 𝐼𝑖𝑛 +
2𝑁𝐼𝑂
𝐷
 
Current stress of  clamp switch 
- 
𝐼𝑖𝑛 +
2𝑁𝐼𝑂
(1 − 𝐷)
 
current stress of clamp diode 𝐼𝑖𝑛 +
2𝑁𝐼𝑂
(1 − 𝐷)
 
- 
Current stress of  regenerative 
diode 
𝐼𝑖𝑛
𝑁
 
2𝐼𝑖𝑛
(𝑁 + 2)
 
Current stress of output diode 
2𝐼𝑂
𝐷
 
2𝐼𝑂
𝐷
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4.7.3 Clamp Circuits Performance 
The ACC provides a mechanism of recycling the leakage inductance energy and minimizes 
the switch voltage stress. However, the loss related to the active clamp switch could be 
significant in some applications [10, 16]. The current through the clamp switch is the high 
input current and consequently increases the conduction loss. In addition, the active clamp 
solution requires two switches and their corresponding isolated gate drivers.  
Figure 4.17 shows a typical active clamp capacitor charge and discharge current waveform 
(see Figure 3.15(c) and Figure 3.22) assuming linear clamp current waveform with equal but 
opposite end points. As can be seen, the ACC utilizes the entire off period of the main switch 
to reset the leakage inductor energy. Half of the switch off period (𝑡1-𝑡2) is used to transfer 
the leakage inductance energy to the clamp capacitor whilst the remaining half (𝑡2-𝑡3) is used 
in recycling the leakage energy to the output. The forward charging current and reverse 
discharging current is the converter input current, which flows either through the active clamp 
switch 𝑆𝐶 or its antiparallel diode. This circulating current results in high conduction loss in 
the clamp switch.  However, in the proposed topology the reverse discharge current is the 
secondary reflected magnetizing current (𝐼𝐿𝑚 𝑁⁄ ) and is much smaller than the primary 
magnetizing current. The discharging current becomes much smaller if the turns ratio is 
increased. In essence, there is low circulating current flowing through the switch during clamp 
capacitor discharge period.  
(1-D)Ts
A1 
 
A2 
 
t2 
t5
IS_pk 
IS_pk 
T
ICc 
 
Figure 4.17 Typical active clamp circuit current waveform 
Figure 4.18 shows a typical current waveform of passive clamp circuit (see also Figure 4.7(c) 
and Figure 4.11). The clamp diode provides a natural charging path of the clamp capacitor 
after the main switch turns off whilst the secondary reflected current serve as the discharge 
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paths of the clamp capacitor.  The time required to recover the leakage energy stored in 𝐿𝐿𝐾 
by the clamp capacitor is denoted by (𝑡1 − 𝑡2). The dotted area 𝐵1 denotes the clamp capacitor 
stored energy during charging. The area is much smaller than that of the active clamp 
counterpart. There is no discharge path of the clamp capacitor energy via the clamp diode, and 
the energy goes directly to the output. There is no loss related to the clamp capacitor 
discharge. 
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Figure 4.18 Passive clamp circuit current waveform 
 
Figure 4.19 Simulated clamp circuits behaviour 
Figure 4.19 compare the simulation results of passive and clamp circuits incorporated on the 
same high step-up converter (see Figure. 3.1 and Figure 4.1). It is apparent that the ACC 
utilizes the entire off period to reset the leakage inductor energy and more than half of the off 
period is used in charging the clamp capacitor and the remaining in recycling the leakage 
energy to the output. The forward charging current is the primary current of the coupled 
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inductor whilst the reverse discharge current is the secondary reflected magnetizing current 
(𝐼𝐿𝑚 𝑁⁄ ) and is much smaller than the primary magnetizing current. On the contrary, the 
passive clamp solution requires less than half of the off time duration to recycle the leakage 
inductor energy. However, the forward charging current stress in both schemes is identical.  
4.7.4 Loss Break down Comparison 
Analogous to active clamp converter in Chapter 3, the parasitic elements contributes 
significantly to losses in the converter, in particular, the converter efficiency. The method of 
estimating the losses regarding each component is explained in Appendix E. 
 
Figure 4.20 Loss breakdown comparison 
Figure 4.20 demonstrates the loss breakdown comparison of the passive and active clamp 
converters under the same operating conditions. The active clamp converter has an advantage 
of less switching losses as a result of (ZVS) of active devices. The passive clamp exhibits less 
conduction loss because there is discharge path of the clamp capacitor energy via the clamp 
diode. The clamp capacitor is discharged by the secondary current of the coupled inductor and 
the leakage energy is directly recycled to the output. Whereas in the ACC, the clamp switch 
and is antiparallel diode conducts both the forward charging and reverse discharging current 
resulting in a two way conduction loss.   
4.7.5 Efficiency 
The efficiency of the proposed circuits are measured with a (YOKOGAWA WT 310) digital  
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power meter. Figure 4.21 shows the efficiency comparison between the active and passive 
clamp converters under different loads condition. The highest efficiency of the active clamp 
converter is 94.7%, and the overall efficiency is higher than 94% over a wide load range. 
Compared with the passive clamp converter, there is approximately 1% efficiency difference 
at both full and light load conditions. 
 
Figure 4.21 Efficiency curves 
 Closed Loop Response 
Figure 4.22 illustrates the control strategy used for investigating the dynamic performance of 
the converter in a closed loop. It is a typical dual loop control, comprising the inner current 
loop and outer voltage loop. The output voltage changes as the load shift and the detected 
feedback signal are processed via proportional-integral (PI) controller. The outer voltage loop 
provides the reference of the inner current loop, and this reference is compared with the 
measured input current, and the error is processed via the inner current loop PI controller 
[121]. The compensator gains are tuned manually using the Zeigler-Nichols method in [122]. 
The inner voltage loop has faster dynamics than the inner current loop. In other words, the 
inner current changes more quickly than the outer voltage loop (time separation). The (PWM) 
gate signal is generated from the ePWM module of Texas Instrument DSP board 
TMS320F2833 (see Appendix C).  Hall effect sensors are used to measure the converter 
output voltage and currents.  
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Figure 4.22 Control architecture 
Figure 4.23 and Figure 4.24 demonstrates the closed loop transient and steady state 
performance of the converter. In Figure 4.23, a step change in load resistance is applied, 
causing a step decrement in output power from 250 W to 125 W and vice versa at fixed input 
voltage of 20 V. The results clearly show that the desired output voltage is well regulated, 
with zero steady state error. Likewise, at the point of a load change, there is no overshoot or 
undershoot in the output voltage waveform. The output current settles at the next steady-state 
value due to duty ratio adjustment to regulate the converter output voltage. 
 
Figure 4.23 Step change in load from half load to full load and vice versa 
output voltage (pink),output current (green) 
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Figure 4.24 Load change from full load to no load and back to full load 
output voltage (pink),output current (green) 
Another change in load resistance is applied in Figure 4.24, causing a step decrement in 
output power from full load to no load and vice versa. Once more, the dynamic characteristics 
indicate that the output voltage stays constant, with zero steady state error.  
 Summary 
Transformer and coupled inductor based DC-DC converters traditionally require a snubber to 
limit the the turn-off voltage spike seen by the primary switch due to leakage inductance. 
Literature shows that the active and passive clamp solutions are the most widely employed 
approach for recycling the transformer leakage energy in DC-DC converters. However, a true 
performance evaluation of the clamp circuits when applied to the same power converter is 
rarely discussed. This chapter presents the theoretical analysis and clamp schemes (active and 
passive) performance comparison applied to the proposed high step-up DC-DC converter. The 
experimental results, obtained via the two prototype circuits, validate both the theory and 
operational characteristics of each power converter. It is shown that the active clamp 
converter has the advantage of achieving (ZVS) of all the active switches and achieves 1% 
higher efficiency than its passive clamp counterpart. On the other hand, the passive clamp 
converter offers low cost, simple structure, low level of circulating current and higher 
reliability; thus increasing the lifetime of the converter. The operation of the passive clamp 
converter is almost similar to that of the active clamp counterpart, but with a single power 
switch. 
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Importantly, unlike many of power converters presented in the literature, both of the proposed 
topologies in this chapter exhibit low power switch voltage stress (one third of the converter 
output voltage approximately). Low device voltage stress allow high performance device with 
low on state resistance to reduce the conduction loss. The diodes voltage stress is significantly 
less than the converter output voltage and low-voltage diodes typically recover faster. The 
diodes turn off softly with (ZCS) by utilizing the inherent leakage inductance of the coupled 
inductor to control their current falling rate. 
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Chapter 5                                                                                                  
Interleaved High Step-up Converter 
Analysis and Design                                                                      
5.1 Introduction 
The coupled inductor based converters have long been attractive in high step-up DC-DC 
converters because of their relative simplicity. The advantage or simplicity of utilising the 
coupled inductor to configure voltage gain extension cell can be explained in twofold. One is, 
the coupled inductor primary winding provide energy storage just like in conventional 
converters. Two is voltage transformation by adjusting the turns ratio of the coupled inductor, 
thus minimizing the magnetic component count. However, a drawback exist which include 
high peak and RMS current incurred by the switching components due to coupled inductor 
operation (see Figure 3.16 or Figure 4.15) and, in fact, a primary detriment of increasing the 
converter output power. In addition, the switching component suffered a high turn-off voltage 
spike (as a result of parasitic oscillation between the leakage inductor energy and parallel 
capacitor of the switch); if no means of recycling the leakage energy is adopted. 
In order to increase the power density of a converter, it is desirable to reduce the power device 
current stress. In this regard, it is necessary to interleave multiple phases to share the input 
current and minimize the input source current ripple (AC component) that will decrease the 
efficiency lifetime of the converter. Interleaving is usually adopted as an effective solution in 
high power applications to share the input current, reduce the passive component size, 
increase the power level, minimize the current ripple, improve the transient response, and 
realize thermal distribution. The use of interleaving to minimize the current ripple is well 
documented [23, 45, 47, 83, 93, 98, 102, 123, 124]. Since the efficiency of the converter is the 
most desirable performance for many applications. Many energy recycling techniques with 
soft switching performance can be implemented in the power stage to improve the efficiency 
[23, 45, 47, 83, 93, 98, 102, 123]. These techniques are either active or passive in nature.  
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In this chapter, a new (ZVS) interleaved, non-isolated, high step-up boost converter with 
active clamping circuit is proposed. The converter uses two coupled inductors in both 
forward, and flyback mode and a switched capacitor to achieve high conversion ratio. 
Interleaving is adopted on the primary side to share the input current and cancel the current 
ripple of the coupled inductors and reduce the switch conduction losses. Importantly, a low 
turns ratio can be employed to achieve high conversion ratio which reduces the copper loss 
and leakage inductance of the coupled inductor. The secondary windings of the coupled 
inductor are connected in series to achieve winding coupled configuration and sustain the high 
voltage at the output. Furthermore, the voltage stress of the active switches and diodes are 
reduced. By using active clamping, (ZVS) is achieved for all the switches. The diode reverse 
recovery problem is alleviated for all the diodes; hence switching losses are further reduced.  
5.2 Interleaved High Step-up Converter Overview 
5.2.1 Circuit Topology Description 
 
Figure 5.1 Circuit diagram of the interleaved non-isolated DC-DC boost converter 
Figure 5.1 shows the structure of the proposed soft-switching high-step-up interleaved DC-
DC boost converter with coupled inductors and voltage extension cell. The converter employs 
two coupled inductors (𝐿1and 𝐿2) with the same number of turns in the primary and secondary 
sides. The primary winding of the coupled inductor 𝐿1𝑎 and 𝐿2𝑎 serve as filter inductors like  
in conventional interleaved boost converter and are coupled to their corresponding secondary 
windings  𝐿1𝑏 and  𝐿2𝑏. The primary and secondary windings are denoted by 𝑛1, 𝑛2, and the 
coupling references denoted by ‘’o’’ and ‘’*’’. The primary windings are in parallel to handle 
the large input current on the low voltage side. The secondary windings are in series on the 
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high voltage side to achieve winding coupled configuration and enlarge the voltage gain. 
There are two sets of active clamp circuits, with  𝑆𝐶1 and  𝑆𝐶2 as the corresponding clamp 
switches. The voltage multiplier cell comprises of secondary windings of the coupled 
inductor  𝐿2𝑎 ,  𝐿2𝑏, the output and regenerative diodes 𝐷𝑂, 𝐷𝑟 and the switched capacitor 𝐶𝑚.  
Figure 5.2 shows the equivalent circuit of the proposed converter. The coupled inductors can 
be modelled as an ideal transformer with defined turns ratio. The primary winding is in 
parallel with the magnetizing inductor and then in series with leakage inductance [102, 125] . 
𝐿𝑚1, 𝐿𝑚2 are the magnetizing inductance of the coupled inductors.  𝐿𝐿𝑘1, 𝐿𝐿𝑘2 represent the 
leakage inductances of the coupled inductors.  𝑆1 , 𝑆2 are the main switches, whereas 𝑆𝐶1 , 𝑆𝐶2 
are the active clamp switches. 𝐶𝐶1, 𝐶𝐶2 are the clamp capacitors. 𝐶𝑆1, 𝐶𝑆2 represent the 
parasitic capacitance of the MOSFET and include the added parallel capacitors to implement 
(ZVS).  𝐶𝑂 is the output capacitor whereas 𝑉𝑖𝑛, 𝑉𝑂 represent the input and output voltages 
respectively. 
 
Figure 5.2 Equivalent circuit of the interleaved DC-DC boost converter 
5.2.2 Circuit Operational Principle 
The converter design is based on CCM operation, and this mode is guaranteed throughout the 
full range of duty cycle variation under purely resistive load. The duty cycle 𝐷 of the main 
switches  𝑆1 and  𝑆2 are the same but phase shifted 180
o. During steady state operation, the 
duty cycle is higher than 0.5. The gate signals of the clamp switch 𝑆𝐶1 and  𝑆𝐶2 are 
complementary to their corresponding main switches 𝑆1 and 𝑆2. Some steady state current and 
voltage waveforms of the converter are shown in Figure 5.3. There are sixteen modes of 
operation in one switching cycle. The topological states corresponding to each mode of 
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operation and current flow paths are shown in Figure 5.4. In order to simplify the analysis, the 
leakage inductances 𝐿𝐿𝑘1 and 𝐿𝐿𝑘2 were reflected from primary to the secondary side as 
equivalent leakage inductance and denoted by 𝐿𝑘. N is defined as the turn’s ratio of the 
coupled inductor (𝑛2  𝑛1)⁄ . 
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Figure 5.3 key steady state waveforms 
Mode 1 [𝑡0 − 𝑡1] (Figure 5.4a): Before time 𝑡1, the main switches  𝑆1 and 𝑆2 are on, the clamp 
switches  𝑆𝐶1 and 𝑆𝐶2 are off. The output and regenerative diodes 𝐷𝑂 , 𝐷𝑟 are reversed biased. 
Magnetizing inductances 𝐿𝑚1 and 𝐿𝑚2 are charged linearly by the input voltage. The load is 
supplied by the energy in the output capacitor. Magnetizing inductor currents are given by 
 
𝑖𝐿𝑚1(𝑡) =   𝐼𝐿𝑚1(𝑡0) =
𝑉𝑖𝑛
𝐿𝑚1
(𝑡 − 𝑡0)  (5.1) 
 
  𝑖𝐿𝑚2(𝑡) =   𝐼𝐿𝑚2(𝑡0) +
𝑉𝑖𝑛
𝐿𝑚2
(𝑡 − 𝑡0) (5.2) 
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Figure 5.4 Topological states of the interleaved DC-DC boost converter 
(a) Mode 1[t0 - t1], (b) Mode 2 [t1 – t2], (c) Mode 3 [t2 – t3], (d) Mode 4 [t3 – t4], (e) Mode 5 [t4 – t5], 
 (f) Mode 6 [t5 – t6], (g) Mode 7 [t6 – t7], (h) Mode 7 [t7 – t8], 
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Figure 5.4 (Continued) Topological states of the interleaved DC-DC boost converter 
(i) Mode 8[t8 – t9], (j) Mode 9 [t9 – t10], (k) Mode 10 [t10 – t11], (l) Mode 11 [t11 – t12],                                      
(m) Mode 12 [t12 – t13], (n) Mode 13 [t13 – t14], (o) Mode 14 [t14 – t15], (p) Mode 15 [t15 – t6]. 
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Mode 2 [𝑡1 − 𝑡2] (Figure 5.4b): The main switch 𝑆1 turns off at time 𝑡1, the drain-source 
voltage increases linearly, due to parallel capacitor 𝐶𝑆1, the switch 𝑆1 turns off with (ZVS). 
The magnetizing inductor current is high and requires very short time to charge the capacitor 
 𝐶𝑆1.  The equivalent leakage inductance current 𝐼𝐿𝑘 rises linearly. 𝑣𝑑𝑠1 can be expressed as 
 
𝑣𝑑𝑠1(𝑡) ≈
𝐼𝐿𝑚1(𝑡1)
𝐶𝑆1
(𝑡 − 𝑡1) (5.3)  
Mode 3 [𝑡2 − 𝑡3] (Figure 5.4c): At time 𝑡2, the drain-source voltage of main switch 𝑆1 
reaches the clamp capacitor voltage 𝑉𝐶𝑐1, and the drain-source voltage of the clamping switch 
𝑆𝐶1  reduces to zero which causes the antiparallel diode to conduct. The magnetizing inductor 
current is commutated to the antiparallel diode, and current begins to flow through the 
clamping capacitor 𝐶𝐶1 since it is much larger than 𝐶𝑆1. The voltage of the main switch 𝑆1  is 
clamped to the voltage of clamp capacitor 𝐶𝐶1. During this time, 𝑣𝑑𝑠1 is given by 
 
𝑣𝑑𝑠1(𝑡) ≈   𝑉𝑑𝑠1(𝑡2) +
𝐼𝐿𝑚1(𝑡2)
𝐶𝐶1
(𝑡 − 𝑡2) (5.4)  
Mode 4 [𝑡3 − 𝑡4] (Figure 5.4d): The output diode 𝐷𝑂 start conducting at 𝑡3, the energy is 
transferred to the load. Consequently the coupled inductor 𝐿1, act as a filter inductor and 𝐿2 
act as a transformer.  The secondary windings of the coupled inductors and the switched 
capacitor  𝐶𝑚 serve as voltage sources to enlarge the voltage gain. The rate of change of 
current through the output diode is controlled by the equivalent leakage inductance 𝐿𝐾. The 
input voltage still charges the magnetizing inductor  𝐿𝑚2 linearly. During this stage  
 
𝑖𝐿𝑚1(𝑡) = 𝐼𝐿𝑚1(𝑡3) −
[(𝑉𝑂 − 𝑉𝐶𝑚(𝑡3))] 𝑁⁄ − 𝑉𝑖𝑛
𝐿𝑚1
(𝑡 − 𝑡3) (5.5) 
 
𝑖𝐿𝑘(𝑡) =  𝑖𝐶𝑚(𝑡) =
[𝑁 + 1]𝑉𝐶𝑐1 + 𝑉𝐶𝑚 − 𝑉𝑂
𝐿𝐾
(𝑡 − 𝑡3) (5.6) 
Mode 5 [𝑡4 − 𝑡5] (Figure 5.4e): The gate signal of 𝑆𝐶1 can be applied at 𝑡4 to implement the 
(ZVS) turn-on condition since its antiparallel diode is conducting. The magnetizing inductor 
current 𝑖𝐿𝑚1 continues to charge the clamping capacitor 𝐶𝐶1.  
Mode 6 [𝑡5 − 𝑡6] (Figure 5.4f): At time 𝑡5, the clamp switch 𝑆𝐶1 turns off, and the clamp 
circuit is therefore disconnected. The drain-source voltage of switch 𝑆1  decreases and that of 
the clamp switch 𝑆𝐶1 increases from zero at the same rate. Therefore, the turn of loss of the 
clamp switch is reduced due to parallel capacitor and 𝑆𝐶1 turns off with (ZVS) condition. The 
equivalent leakage inductor current 𝑖𝐿𝑘 reaches its peak and starts to decrease linearly at the 
end of this mode. 
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 Mode 7 [𝑡6 − 𝑡7] (Figure 5.4g): At time 𝑡6, the voltage of  𝐶𝑠1 reduces to zero, and its 
antiparallel diode begins to conduct. The output diode current decreases linearly, and the 
current falling rate is controlled by the leakage inductance 𝐿𝐿𝐾1.  𝑖𝐿𝑘 during this stage is 
expressed as 
 
𝑖𝐿𝑘(𝑡) =  𝐼𝐿𝐾(𝑡6) =
𝑉𝑂−𝑉𝐶𝑚(𝑡6)
𝐿𝐾
(𝑡 − 𝑡6) (5.7)  
Mode 8 [𝑡7 − 𝑡8] (Figure 5.4h): The gate signal of main switch 𝑆1 can be applied at this 
instant since its antiparallel diode is conducting to implement (ZVS) turn-on condition. 
Output diode 𝐷𝑂 is still conducting, at the end of this mode, 𝐷𝑂 turns off softly with zero-
current-switching (ZCS) and the equivalent leakage inductance current 𝑖𝐿𝑘 reaches zero.  
Mode 9 [𝑡8 − 𝑡9] (Figure 5.4i): Before 𝑡9, main switches  𝑆1 and 𝑆2 are conducting, the clamp 
switches  𝑆𝐶1 and 𝑆𝐶2 are off. The regenerative and output diode  𝐷𝑟, 𝐷𝑂 are reverse biased. 
Magnetizing inductors 𝐿𝑚1 and 𝐿𝑚2 are charged linearly by the input voltage 𝑉𝑖𝑛. The output 
capacitor supplies the load. The equivalent circuit of this mode is the same with that of Figure 
5.4(a). 
Mode 10 [𝑡9 − 𝑡10] (Figure 5.4j): The main switch 𝑆2 turns off at  𝑡9. The parallel 
capacitor 𝐶𝑆2 is then charged by the magnetizing current of  𝑖𝐿𝑚2.  Due to parallel 
capacitor 𝐶𝑆2, the turn off losses is reduced and the main switch 𝑆2 turns off with (ZVS) 
condition. 
Mode 11 [𝑡10 − 𝑡11] (Figure 5.4k): At time 𝑡10, the drain-source voltage of the main switch 
𝑆2 reaches the clamp capacitor voltage 𝑉𝐶𝑐2, and forces the antiparallel diode of 𝑆𝐶2 to 
conduct.  The current through the main switch 𝑆2 is commutated to the antiparallel diode of 
clamp switch 𝑆𝐶2. The drain-source voltage 𝑆2 is clamped to the clamp capacitor voltage 𝑉𝐶𝑐2. 
The voltage across the equivalent leakage inductance is derived as 
 𝑉𝐿𝑘 = 𝑉𝐶𝑚 − (𝑁 + 1)𝑉𝐶𝑐2 (5.8) 
Mode 12 [𝑡11 − 𝑡12] (Figure 5.4l): At time 𝑡11 the regenerative diode 𝐷𝑟  begins to conduct. 
Consequently, the coupled inductor 𝐿1 works as a filter inductor and 𝐿2 works as a 
transformer. Thus, the switched capacitor 𝐶𝑚 is charged by the input voltage source. The 
magnetizing inductor 𝐿𝑚1 is still charged by the input voltage. 
Mode 13 [𝑡12 − 𝑡13] (Figure 5.4m): The turn on gate signal to 𝑆𝐶2  is applied at 𝑡12 to 
implement (ZVS) turn on condition of 𝑆𝐶2 whilst the antiparallel diode is conducting. 
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Mode 14 [𝑡13 − 𝑡14] (Figure 5.4n): The clamp switch 𝑆𝐶2 turns off at 𝑡13. The active clamp 
circuit is disconnected. Due to the parallel capacitor 𝐶𝑆2, the clamp switch 𝑆𝐶2 turns off under 
(ZVS) condition. 
Mode 15 [𝑡14 − 𝑡15] (Figure 5.4o): At 𝑡14, the parallel capacitor of main switch 𝑆2 is 
discharged by the coupled inductor primary current and reflected leakage inductor current. 
Therefore, its antiparallel diode starts conducting.  
Mode 16 [𝑡15 − 𝑡16] (Figure 5.4p): The turn on gate signal of 𝑆2 is applied at 𝑡15, to 
implement (ZVS) condition whilst its antiparallel diode is conducting. At the end of this 
mode, the equivalent leakage inductor current decreases to zero and the regenerative diode 
turns off with (ZCS) condition. A new switching cycle then ensues in a similar fashion.  
5.3 Interleaved Converter Steady State Analysis 
5.3.1 Static Gain 
Under ideal conditions, the coupled inductors are assumed to be well coupled, and the leakage 
inductance is considered to be zero. The power switches are lossless with zero conduction 
voltage drops; the MOSFETS parallel capacitors are ignored. The voltages across all 
capacitors are assumed to be constant. Applying inductor volt-second balance principle to 
coupled inductor  𝐿1a and 𝐿2a the voltage across the clamp capacitors 𝑉𝐶𝑐1 and 𝑉𝐶𝑐2 becomes 
 
𝑉𝐶𝑐1 = 𝑉𝐶𝑐2 = 𝑉𝐶𝑐 =
𝑉𝑖𝑛
(1 − 𝐷)
 (5.9) 
When the main switch 𝑆1 turns off, the other main switch 𝑆2 is on, the energy is delivered to 
the load, and the output voltage can be expressed as 
 𝑉𝑂 = 𝑉𝐶𝑐1 +𝑁𝑉𝑖𝑛 +𝑁1(𝑉𝐶𝑐 − 𝑉𝑖𝑛) + 𝑉𝐶𝑚 (5.10) 
Applying inductor volt-second balance equation to the equivalent leakage inductance during 
modes [2-8], the voltage across the switched capacitor is derived as 
 
  𝑉𝐶𝑚 =
𝑉𝑂
2
  (5.11) 
From (5.9) - (5.11) the ideal voltage gain is given by 
 
𝑀𝑖𝑑𝑒𝑎𝑙 =
𝑉𝑂
𝑉𝑖𝑛
=
2𝑁 + 2
(1 − 𝐷)
  (5.12) 
From (5.12), it is evident that a high conversion ratio can be obtained without extreme duty  
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ratio operation. Two degrees of freedom exist to enlarge the voltage gain (duty ratio and 
coupled inductor turns ratio). These features make the converter suitable for high step-up 
applications. The curve relating the voltage gain with the coupled inductor turns ratio as a 
function of the duty cycle is sketched in Figure 5.5. When the duty cycle is 0.6, corresponding 
to turns ratio 𝑁 of 1 the voltage gain is exactly ten times (10X). 
 
Figure 5.5 Voltage gain characteristic of the converter for various D and 𝑁 values 
However, the inherent leakage inductance of the coupled inductors is responsible for 
achieving the (ZVS) of both main and clamp switches and control the current falling rate of 
the regenerative and output diodes.  The leakage inductance should not be ignored, once it is 
considered the non-ideal voltage gain can be derived.  
In Figure 5.3 a parameter Δ𝐷 is defined as the time interval (𝑡5 − 𝑡8)  which represent the 
time it takes the equivalent leakage inductor current to fall from its peak value to zero. Using 
this parameter and applying the inductor volt-second balance equation to the equivalent 
leakage inductor  𝐿𝐾, during the interval  (𝑡3 − 𝑡8)   gives 
 𝑉𝐶𝑚
𝑉𝐶𝑐
=
(1 − 𝐷)(𝑁 + 1)
(1 − 𝐷 + 𝛥𝐷)
  (5.13) 
From (5.9), (5.11) and (5.13) the voltage gain is derived as in (5.14).  
 
𝑀 =
𝑉𝑂
𝑉𝑖𝑛
=
2𝑁 + 2
(1 − 𝐷 + 𝛥𝐷)
 (5.14) 
In Figure 5.3, the peak value of the regenerative and output diode currents can be derived 
from the slope of the equivalent leakage inductor current waveform as 
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𝐼𝐷𝑜_𝑝𝐾 = 𝐼𝐷𝑟_𝑝𝐾 =
[𝑁 + 1]𝑉𝐶𝑐 + 𝑉𝐶𝑚 − 𝑉𝑂
𝐿𝐾
(1 − 𝐷)𝑇𝑠  (5.15) 
Where 𝑇𝑠 is the switching period. The average output current is the same with the average 
diode currents. Therefore, the peak diode current can be denoted by 
 
𝐼𝐷𝑜_𝑝𝐾 = 𝐼𝐷𝑟_𝑝𝐾 =
2𝐼𝑂
(1 − 𝐷 + 𝛥𝐷)
 (5.16) 
Now equating (5.15) and (5.16) gives  
 [𝑁 + 1]𝑉𝐶𝑐 + 𝑉𝐶𝑚 − 𝑉𝑂
𝐿𝐾
(1 − 𝐷)𝑇𝑠 =
2𝐼𝑂
(1 − 𝐷 + 𝛥𝐷)
 (5.17) 
Making appropriate substitution using equations (5.9), (5.11), (5.13) and (5.17), the duty 
cycle loss (Δ𝐷) is derived as 
 
Δ𝐷 =
4𝐼𝑂𝐿𝐿𝐾𝑓𝑆
2(𝑁 + 1)𝑉𝑖𝑛 − 𝑉𝑂(1 − 𝐷)
− (1 − 𝐷) (5.18) 
Substituting (5.18), into (5.14) gives (5.20) as follows: 
 
(
4 (𝑁 + 1)
𝑀
− (1 − 𝐷))
2
= (1 − 𝐷)2 +
16 · 𝑓𝑠 · 𝐿𝐾
𝑅𝑂
 (5.19) 
Making 𝑀 the subject of equation (5.19) gives the voltage gain equation of the converter. 
 
𝑀 =
𝑉𝑂
𝑉𝑖𝑛
=
4(𝑁 + 1)
(1 − 𝐷) + √(1 − 𝐷)2 + 𝑄
 (5.20) 
Where 𝑄 = (16 · 𝑓𝑠 · 𝐿𝑘) 𝑅𝑂⁄ . 𝑄 denotes the equivalent leakage inductance, the load 
resistance 𝑅𝑂 and switching frequency. If the leakage inductance is zero in equation (5.20), it 
becomes the same as equation (5.12). The relationship between several 𝑄  and  𝑁 value as a 
function of duty ratio 𝐷  from (5.20) is sketched in Figure 5.6.  
In practice, the conversion efficiency is also affected by the conduction losses caused by the 
parasitic elements of the converter, unlike the ideal characteristics. In order to evaluate the 
effect of the parasitic elements (coupled inductor winding resistance, on-state resistors of 
MOSFET and diode forward voltage drop), the leakage inductance of the coupled inductors is 
considered as zero to simplify the analysis. Therefore, the clamp circuits can be removed. The 
equivalent series resistor (ESR) of capacitors is also neglected; the voltage gain is derived as  
 
𝑀 =
𝑉𝑜
𝑉𝑖𝑛
=
2(𝑁 + 1)
(1 − 𝐷)
−
2𝑉𝑑
𝑉𝑖𝑛
(1 + 𝐴 + 𝐵)
     
(5.21) 
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Figure 5.6 Voltage gain characteristic of the converter  
Where 𝐴 =
2(𝑁+1)2
(1−𝐷)𝑅𝑜
 (𝑅1 + 2𝑅𝑑𝑠 + 2𝑅2 + 𝑅𝐷), 𝐵 = −
2(𝑁+1)2
(1−𝐷)2𝑅𝑜
(𝑅𝑑𝑠 + 𝐷𝑅1) and 𝑉𝑑, 𝑅𝑑 is the 
diode forward voltage drop and diode parasitic resistance respectively. 𝑅1, 𝑅2 denotes the 
winding resistance of the primary and secondary windings. 𝑅𝑑𝑠 is the one state resistance of 
the power MOSFET. 
5.3.2 Power Semiconductors Voltage Stress  
The voltage stress of the main and clamp switches of the converter are the same and is derived 
from (5.9) by neglecting the voltage ripple on the clamp capacitors. The voltage stress related 
to the output voltage is given by 
 
𝑉𝑑𝑠1 = 𝑉𝑑𝑠2 = 𝑉𝑑𝑠𝑐1 = 𝑉𝑑𝑠𝑐2 =
𝑉𝑂
2(𝑁 + 1)
 (5.22) 
The voltage stress of the diodes is equal to the output voltage and expressed as 
  𝑉𝐷𝑜 = 𝑉𝐷𝑟 = 𝑉𝑂 (5.23) 
5.3.3 Current Stress Analysis 
The average current through each diode is equal to the average output current. The conduction 
period of each diode equal to (1 − 𝐷)𝑇𝑠. Hence, the average current of the diodes 𝐷𝑟 and 𝐷𝑂 
is the same given by 
 
𝐼𝐷𝑟_𝑎𝑣𝑔 = 𝐼𝐷𝑜_𝑎𝑣𝑔 =
𝐼𝑂
(1 − 𝐷)
 (5.24) 
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By considering conversion efficiency to be unity, the relationship between the input and 
output currents is 
 
𝐼𝑖𝑛 =
2(𝑁 + 1)𝐼𝑂
(1 − 𝐷)
  (5.25) 
Due to interleaving, each of the magnetizing inductors 𝐿𝑚1 and 𝐿𝑚2 share half of the input 
current. Therefore, the magnetizing inductor current is  
 
𝐼𝐿𝑚1 = 𝐼𝐿𝑚2 =
𝐼𝑖𝑛
2
=
(𝑁 + 1)𝐼𝑂
(1 − 𝐷)
 (5.26) 
The peak switch current is equal to the sum of the magnetizing current and reflected output 
diode current is given by  
 
𝐼𝑆1 = 𝐼𝑆2 = 𝐼𝐿𝑚 +𝑁𝐼𝐷𝑜 =
(2𝑁 + 1)𝐼𝑂
(1 − 𝐷)
 (5.27) 
The clamp switch current is the magnetizing inductor current given in (5.26). It is worth 
noting from (5.26) and (5.27) that the current stress of the switches increases as the coupled 
inductor turns ratio increase. From (5.26) and (5.27), the RMS current of the main and clamp 
switches becomes 
 
𝐼𝑅𝑀𝑆−𝑆 = √
∫ 𝑖𝑆1
2(𝑡)𝑑𝑡
𝑇𝑠
0
𝑇𝑆
=
(𝑁 + 1)𝐼𝑂
(1 − 𝐷)
√
10 − 7𝐷
3
 (5.28) 
 
𝐼𝑅𝑀𝑆−𝑆𝐶 = √
∫ 𝑖𝑆𝑐
2(𝑡)𝑑𝑡
(1−𝐷)𝑇𝑠
0
𝑇𝑆
=
(𝑁 + 1)𝐼𝑂
√3(1 − 𝐷)
 (5.29) 
5.3.4 (ZVS) Soft Switching performance 
The (ZVS) turn-on and turn-off is due to the existence of the clamp circuit and parallel 
capacitors  𝐶𝑠1 and 𝐶𝑠2. To ensure (ZVS) of the main switch, the drain-source voltage of  𝑆1  
should be decreased to zero before it turn-on gate signal is applied. The parallel capacitor  𝐶𝑆1 
is discharged by coupled inductor primary current 𝐼𝐿1𝑎 before the turn on gate signal is 
applied (see Figure 5.4f). To ensure (ZVS) of the main switch at time 𝑡7, equation (5.30) 
should be satisfied 
 
 𝐿𝐿𝑘1𝐼𝐿1𝑎 
2 ( 𝑡7) ≥  
 𝐶𝑆1𝑉𝐶𝑐
2
2𝑁2
 (5.30) 
The coupled inductor primary current  𝐼𝐿1𝑎  is the difference between the equivalent leakage 
inductor current and magnetizing inductor current, which is derived as  
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  𝐼𝐿1𝑎(𝑡) =  𝐼𝐿𝐾(𝑡) −  𝐼𝐿𝑚1 (𝑡)  (5.31) 
The peak value of the equivalent leakage inductor current is derived in (5.6). And the 
magnetizing inductor current at time ( 𝑡7) is given by  
 
 𝐼𝐿𝑚1 ( 𝑡7) =
 𝑃𝑜
2 𝑉𝑖𝑛
 −
𝑉𝑖𝑛𝐷
2𝐿𝑚1𝑓𝑠
 (5.32) 
From (5.6), (5.31) and (5.32), the coupled inductor primary current is obtained as 
 
𝐼𝐿1𝑎 =
𝑉𝑖𝑛
2 ( 𝐿𝑘𝐷 + 2𝐿𝑚1(𝑁 + 1)) −  𝑉𝑖𝑛𝑉𝑂𝐿𝑚1(1 − 𝐷) − 𝑃𝑜 𝐿𝑚1 𝐿𝑘 𝑓𝑠
2 𝑉𝑖𝑛 𝐿𝑚1 𝐿𝑘𝑓𝑠
 (5.33) 
5.4 Design Procedure 
5.4.1  Coupled Inductor Turns Ratio Design 
The coupled inductor turns ratio design has a significant impact on the converter performance, 
such as the device voltage and current stress as demonstrated in section 5.3. Proper turns ratio 
selection allows low voltage rated devices to be used and avoid extreme duty cycle operation 
over the input line range. Once the duty cycle is chosen, the coupled inductor turns ratio can 
be determined from (5.34)  
 
𝑁 =
𝑛2
𝑛1
=
1
2
[
𝑉𝑂
𝑉𝑖𝑛
(1 − 𝐷) − 2] (5.34) 
5.4.2 Leakage Inductance Design 
The leakage inductance serves a dual purpose of achieving (ZVS) characteristic over a wide 
operating range as well as limiting the current falling rate of the diodes. Achieving (ZVS) 
require inherent leakage inductance 𝐿𝐿𝑘 of sufficient size to discharge the parallel capacitor of 
the switch before the main switch turns on. In high voltage gain DC-DC converters; it is 
desirable to turn off the output diodes softly to reduce switching loss. Therefore, the leakage 
inductance design is a trade-off between (ZVS) of the active device and (ZCS) turn off 
characteristic of the diodes. From (5.20) the voltage gain equation can be re-written as 
 
𝑀 =
𝑉𝑂
𝑉𝑖𝑛
= (𝑁 + 1)
√𝑅0(1 − 𝐷)2 + 16𝑅0𝐿𝑘𝑓𝑆 − 𝑅0(1 − 𝐷)
4𝐿𝑘𝑓𝑆
 (5.35) 
Making the equivalent leakage inductance 𝐿𝐾 the subject of (5.35) gives 
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𝐿𝑘 =
2𝑅0(𝑁 + 1)
2 −𝑀𝑅0(𝑁 + 1)(1 − 𝐷)
2𝑀2𝑓𝑠
 (5.36) 
Assuming that all the coupled inductors have the same leakage inductance, and reflecting it to 
the primary side gives 
 
𝐿𝐿𝑘1 = 𝐿𝐿𝑘2 =
𝐿𝑘
2𝑁2
   (5.37) 
5.4.3 Magnetizing Inductor Design 
A usual criterion for designing the magnetizing inductance is to maintain the continuous 
inductor current mode and allow an acceptable current ripple (expressed as a percentage of 
the maximum average magnetizing inductor current). The ripple current magnitude has an 
influence on the peak and RMS current of the switch. But, the presence of the clamp circuit 
does not alter the switch current significantly. The magnetizing inductor can be designed from 
(5.38)  
 
 𝐿𝑚1 = 𝐿𝑚2 =
𝑉𝑖𝑛𝐷
Δ𝐼𝐿𝑚𝑓𝑠
   (5.38) 
Where Δ𝐼𝐿𝑚 is the magnetizing inductor current ripple. 
5.4.4 Clamp Capacitor Design 
The primary function of the clamp capacitor is to suppress the voltage spikes of the main 
switch caused by the leakage energy of the coupled inductor and avoid excessive resonant 
ringing. The simplified clamp capacitor current waveform during the main switch turn-off 
period is shown in Figure 5.7 assuming that the clamp capacitor current is piecewise linear.  
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Figure 5.7 Clamp capacitor current waveform 
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The clamp capacitor needs to maintain a balance between charge and discharge. By 
considering the charge area 𝛥𝑄1 equal to the discharge area 𝛥𝑄2, the following relationship is 
obtained. 
 
 𝛥𝑉𝐶𝐶 =
𝛥𝑄
𝐶𝐶
=
1
𝐶𝐶

1
2

(𝑁 + 1)𝐼𝑂
2(1 − 𝐷)
(1 − 𝐷)𝑇𝑆 (5.39) 
Where 𝛥𝑄 represent the charge stored in the capacitor and Δ𝑉𝐶𝑐 is the voltage ripple of the 
clamp capacitor. From (5.39)  the clamp capacitor can be selected as 
 
𝐶𝐶 =
(𝑁 + 1)𝐼𝑂
4Δ𝑉𝐶𝑐𝑓𝑠
 (5.40) 
5.4.5 Switched Capacitor Design 
Figure 5.8 shows the simplified current and voltage waveform of the switched capacitor. The 
switched capacitor serve as a voltage source in the converter and the ripple voltage on the 
capacitor should be limited to reasonable value during selection. Considering the voltage 
waveform shown in Figure 5.8, the shaded area 𝑄 represents charge stored in the switched 
capacitor 𝐶𝑚 in one switching cycle. 
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Figure 5.8 Simplified voltage and current waveform of switched capacitor 
The peak-to-peak voltage ripple of switched capacitor 𝛥𝑣𝐶𝑚 is obtained by considering the 
area charged by the switched capacitor 𝐶𝑚, which is given by 
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 𝛥𝑉𝐶𝑚 =
𝛥𝑄
𝐶𝑚
=
1
𝐶𝑚

1
2

𝛥𝐼𝐶𝑀
2
(1 − 𝐷 + 𝛥𝐷)𝑇𝑆 (5.41) 
The ripple magnitude of the switched capacitor current is given by 
 
𝛥𝐼𝐶𝑀 =
4𝐼𝑂
(1 − 𝐷 + 𝛥𝐷)
 (5.42) 
 
Substituting (5.42) into (5.41), the switched capacitor value can be obtained 
 
𝐶𝑚 =
𝐼𝑂
Δ𝑉𝐶𝑚𝑓𝑠
 (5.43) 
5.4.6 Output Capacitor Design 
For a CCM operation, it is assumed that all the ripple components of the diode current 𝐼𝐷𝑂 
follow through the capacitor and the average value (DC components) follows through the load 
resistor. Therefore, the average diode current is expressed as  
 
𝐼𝐷𝑜_𝑎𝑣𝑔 =
𝐼𝑂
(1 − 𝐷)
   (5.44) 
From KCL the average output diode current can be denoted by 
 
𝐼𝐷𝑜 = 𝐶𝑂
𝑑𝑣𝑜
𝑑𝑡
− 𝐼𝑂   (5.45) 
Making the 𝐶𝑂 the subject of (5.45) and performing appropriate substitution yields 
 
𝐶𝑂 =
𝐼𝑂𝐷
𝑑𝑣𝑜(1 − 𝐷)
𝑑𝑡 (5.46) 
From steady state analysis in section 5.3, 𝑑𝑡 is defined as the time interval in which the output 
current flow through the load denoted as (1 − 𝐷)𝑇𝑠 and 𝑑𝑣𝑜 is the peak-peak ripple voltage of 
the output capacitor. From the above relation, the output capacitor value can be selected from 
(5.47) 
 
𝐶𝑂 =
𝐼𝑂𝐷
𝛥𝑣𝑜𝑓𝑠
  (5.47) 
5.4.7 Dead Time design 
Dead time between the turn-off of the main switch and the turn-on of the corresponding clamp 
switch is to accomplish (ZVS) turn-on condition of the clamp switch. The gate signal of the  
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clamp switch can be applied whilst its antiparallel diode is conducting. The time delay is  
 
𝛥𝑡𝑆1_𝑜𝑓𝑓 𝑆𝐶1_𝑂𝑛 =
𝑉𝐶𝑐1𝐶𝑆1
𝐼𝐿𝑚1
 (5.48) 
Likewise the approximate dead time between the turn off of the clamp switch and turn on of 
the corresponding main switch is to ensure (ZVS) turn-on condition of the main switch. The 
best criterion is to allow for a one-quarter of the resonant time between the leakage inductance 
and the parallel capacitor [16]. This is expressed as 
 𝛥𝑡𝑆𝐶1_𝑜𝑓𝑓 𝑆1_𝑂𝑛 =
𝜋
2
√𝐿𝐿𝑘1𝐶𝑆1   (5.49) 
The main advantage of the dead time design is to prevent an overlap of the main and clamp 
switch gate signals. Any accidental overlap could lead to short circuit and failure of the circuit  
5.5 Simulation  
To verify the theoretical analysis, a 0.5 𝑘W converter has been designed and simulated in 
Matlab-Simulink environment. Detail description of Simulink model is given in Appendix A. 
The simulation parameters are selected based on section 5.4. The specifications of the 
converter and the selected components are listed in Table 5.1. The simulation parameters 
including their parasitic values are the same with that of the experimental prototype.  
Table 5.1 Converter Parameters 
Output Power (𝑃𝑂) 500 W 
Input Voltage (𝑉𝑖𝑛) 12-14 V 
Output Voltage (𝑉𝑂) 120 V 
Switching Frequency (𝑓𝑠) 50 KHz 
Main Switches (𝑆1 𝑎𝑛𝑑 𝑆2 ) FDP047AN 
Clamp Switches (𝑆𝐶1 𝑎𝑛𝑑 𝑆𝐶2) FDP047AN 
Output & Regenerative Diodes (𝐷𝑂 𝑎𝑛𝑑 𝐷𝑟 ) MBUR42050G 
Clamp capacitors (𝐶𝐶1 𝑎𝑛𝑑 𝐶𝐶2 ) 10 µF 
Switched Capacitor  (𝐶𝑚) 10 µF 
Output capacitor  (𝐶𝑂) 22 µF 
Turns Ratio (𝑛2 𝑛1⁄ ) 13:13 
Magnetizing Inductance  (𝐿𝑚1 𝑎𝑛𝑑 𝐿𝑚2) 34.5 µH 
Leakage Inductance (𝐿𝐿𝑘1 𝑎𝑛𝑑 𝐿𝐿𝑘2) 1.6 µH 
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Figure 5.9 illustrates the simulation results obtained under full load condition with 12 V input 
voltage. The input current 𝐼𝑖𝑛, and the current through the primary inductor 𝐼𝐿1𝑎  and 𝐼𝐿1𝑏 are 
shown in Figure 5.9(a). Although, the current ripple of each coupled inductor is relatively 
large.  The input current ripple is very small as a result of current ripple cancelation caused by 
the interleaving operation. The (ZVS) soft switching performances of the active switch  𝑆1 
and  𝑆𝐶1 are shown in Figure 5.9(b) and Figure 5.9(c) respectively. (ZVS) soft switching 
performance is achieved for both the main and clamp switches, which reduces the switching 
loss significantly. The (ZVS) of main switch 𝑆2 and clamp switch  𝑆𝐶2 is the same with 𝑆1 
and 𝑆𝐶1 and therefore not repeated. The voltage stress of the power devices is 38 V, which is 
lower than the converter output voltage. In essence, low rated devices with low on-state 
resistance can be employed to reduce the conduction losses.  
The active clamp circuit behaviour is illustrated with the aid of Figure 5.9(d).  When the main 
switch turns off, the magnetizing inductor current is commutated to the antiparallel diode of 
the clamp switch and the leakage inductance energy is subsequently released to the clamp 
capacitor. The clamp capacitor currents 𝐼𝐶𝑐1 and  𝐼𝐶𝑐2  illustrate the flow of current through 
the corresponding clamp circuit when either of the main switch turns off. 
 
 
Figure 5.9 Simulation results 
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Figure 5.9 (Continued) Simulation results 
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The clamp circuit, therefore, limits the primary switch voltage excursion (due to leakage 
inductor interaction with the parasitic capacitor of the switch). The leakage inductance energy 
is recycled to the output. The voltage and current stress of the output and regenerative diodes 
are shown in Figure 5.9(e) and Figure 5.9(f) respectively, showing the (ZCS) turn off. The 
voltage stress of the diodes is equivalent to the converter output voltage (i.e. 120 V). The 
diode reverse recovery problem is solved because its current falling rate is controlled by the 
inherent leakage inductance of the coupled inductors.  
In summary, the simulation results are clearly in agreement with the analysis presented in 
section 5.3, for both current and voltage stress of all the semiconductor devices. Furthermore, 
it gives an insight of the typical behaviour of the converter.  
5.6 Experimental Validation 
5.6.1 High Step-up Interleaved Boost Converter Prototype 
To validate both the theoretical analysis and simulation results, a 500 W converter prototype 
with  12 𝑉 input and  120 𝑉 output voltages has been built in the laboratory and tested.  The 
parameters of the converter along with the component ratings are derived from section 5.4 and 
are shown in Table 5.1. Figure 5.10 shows the photograph of the experimental prototype. All 
the components of the power converter (power semiconductors, clamp capacitors, switched 
capacitor and output capacitor) are placed on the same board measuring (120 x 110 x 45) mm. 
 
Figure 5.10 Photograph of the experimental prototype 
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The coupled inductors are placed very close to the main converter board and connected via 5-
way PCB terminal block. For details of complete experimental set-up, gate drives circuits and 
measurement board; refer to Appendix B- to -D.  
5.6.2 Measured Experimental Waveforms 
The entire system with two-phase interleaved operation has been tested. The test carried out is 
under 500 𝑊 full load condition with 12 𝑉 input voltage. The complementary gate signals of 
the main and clamp switches are shown in Figure 5.11. 𝑉𝑔𝑆1 and 𝑉𝑔𝑆2 are the main switch gate 
signals that are phase shifted 180𝑜. The duty ratio of the main switches is 0.7, which show 
that a proper duty ratio is obtained due to reasonable coupled inductor turns ratio design. 
 
Figure 5.11 Gate signals of the main and clamp switches 
Figure 5.12 shows the measured input current and coupled inductors primary currents 𝐼𝐿1𝑎  and 
𝐼𝐿1𝑏 illustrating the interleaving effect. Although the current ripple on the coupled inductors 
primary side is large, but the input current ripple is extremely small. The measured peak to 
peak input current is 4.8 𝐴 (12)%. At this load condition, the difference in the input current 
swings is small. The reliability of the input power source and the converter is increased by 
decreasing the current (AC component). The interleaved scheme also shares the input current 
and thus relieves the current stress of the input side components. Now comparing the 
experimental result with the simulation, it can be seen that both the measured peak-peak 
primary currents of the coupled inductors 𝐼𝐿1𝑎 = 𝐼𝐿1𝑏 = 40 𝐴 and the average input current 
is 𝐼𝑖𝑛 = 41 𝐴. Therefore, it is fair to conclude that both results are in agreement. 
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Figure 5.12 Input current and coupled inductor primary current waveforms 
 
Figure 5.13 Main switch 𝑆1 and clamp switch 𝑆𝐶1 waveforms 
Figure 5.13 shows the drain-source voltages 𝑣𝑑𝑠1 , 𝑣𝑑𝑠𝑐1 of the main and clamp switch in one 
converter leg with their corresponding switch currents 𝐼𝑆1 , 𝐼𝑆𝐶1 respectively. The drain-source 
voltages 𝑣𝑑𝑠2 , 𝑣𝑑𝑠𝑐2 of the main and clamp switch in the other leg with their corresponding 
switch current 𝐼𝑆2 , 𝐼𝑆𝐶2 are also illustrated in Figure 5.14. The measured voltage across all the 
active devices is 32 𝑉, which means that the devices voltage stress is approximately one-
quarter of the converter output voltage. Lower power switch voltage stress permits low rated 
power devices to be employed to reduce the conduction losses. 
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Figure 5.14 Main switch 𝑆2 and clamp switch 𝑆𝐶2  waveforms 
 
Figure 5.15 Clamp circuit waveforms 
It is worth noting that the (ZVS) switching behaviour of all the active switches is achieved. 
Now comparing the analysis in section 5.3, the simulation in section 5.5 and the experimental 
results, it is can be concluded that the experimental result validates both the theory and the 
simulation results.  
 Figure 5.15 demonstrates the clamp circuit performance in limiting the switch voltage 
excursion. The drain-source voltage 𝑣𝑑𝑠1, 𝑣𝑑𝑠2 of the main switches and the clamp capacitor 
current 𝐼𝐶𝑐1, 𝐼𝐶𝑐2 are used in illustrating the ACC performance. As can be seen, when either of 
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the main switches turns off, the leakage inductance energy is released to the clamp capacitors. 
The drain-source voltages of the main and clamp switches are then clamped to that of clamp 
capacitor and the voltage spikes of the leakage inductance energy are suppressed. Note also, 
the active clamp circuit use the entire off time duration to recycle the leakage energy. 
To further demonstrate that the voltage stresses of the switches have the same magnitude with 
the voltage on the clamp capacitors 𝐶𝐶1, 𝐶𝐶2 during either of the switch turns off period, the 
clamp capacitors waveforms are shown along with the clamp capacitor currents 𝐼𝐶𝑐1, 𝐼𝐶𝑐2  in 
Figure 5.16. At can be seen that when the current begins to follow through either of the clamp 
capacitors, the corresponding clamp capacitor voltage stress is the same as the drain-source 
voltage of that particular power switch.    
 
Figure 5.16 Clamp capacitors 𝐶𝐶1 and 𝐶𝐶2 waveforms 
Figure 5.17 illustrates the regenerative and output diode waveforms. It can be seen both 
diodes turn off softly with (ZCS) leading to alleviation of the reverse recovery related losses 
and EMI noise. Because the diodes are in series with the inherent leakage inductance of the 
coupled inductor, the leakage inductor controls their current decrease rate during turn off. The 
reverse recovery problem of the diodes is reduced significantly, even though the converter 
output voltage is high. The maximum power diodes voltage stress is 120 V, which is the same 
as the converter output voltage as highlighted in the simulation. Figure 5.18 shows a close-up 
trace of (ZCS) turn off of the diodes, it can be seen that there is no overlap between the diode 
voltage and current during reverse blocking. The experimental results are consistent with the 
theoretical analysis and validate both the simulation and theoretical analysis.   
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Figure 5.17 Voltage and current stress of the diodes 
 
          Figure 5.18 (ZCS) turn off of diodes and reverse recovery problem alleviation       
5.7 Measured Efficiency 
Figure 5.19 shows the measured efficiency of the converter prototype. The measured 
efficiency data correspond to different load conditions. A maximum efficiency of 96.8% is 
recorded at 150 W, and the minimum is 91.2% at 500 W. The full load efficiency suffers 
because of the non-optimal coupled inductors design. Higher efficiency is possible if the  
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coupled inductors would be optimized.  
 
Figure 5.19 Measured Efficiency of the converter 
5.8 Summary 
Interleaved technique is an effective solution of increasing the power density of DC-DC 
converters and provides means of minimising the input current ripple. This chapter describes 
the theoretical analysis, principle of operation, design consideration and experimental results 
of a new interleaved, non-isolated, (ZVS) converter; based around integrating coupled 
inductor and switched capacitor approach. The interleaved operation cancels the large coupled 
inductor current ripple and makes the input ripple very small. Minimising the current/voltage 
ripple (AC component in the system), ultimately increases the efficiency lifetime of the 
converter.  
The circuit is specifically designed for high voltage gain applications, which are becoming 
increasingly more widespread. The experimental results, obtained from the 500 W prototype 
circuits, validate both the theory and operational characteristics of the interleaved power 
converter. It is shown that the converter has achieved ten times voltage gain with a unit 
coupled inductor turns ratio(𝑁 = 1), lower turns ratio reduces both the coupled inductor 
volume and copper loss. Unlike boost, buck-boost and conventional interleaved boost 
converters, the proposed circuit does not require extreme PWM modulation signals to achieve 
high conversion ratios.  It is also shown that by employing active clamping, the converter has 
the advantage of achieving (ZVS) of all the active switches, thereby reducing switching losses  
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significantly. 
The proposed topology exhibit low power switch voltage stress (one quarter of the output 
voltage), which is far lower than the output voltage. Unlike many power converters presented 
in literature, this unique feature show that lower rated devices can potentially be adopted to 
reduce the conduction loss. The diodes turn off softly with (ZCS) by utilizing the inherent 
leakage inductance of the coupled inductor to control their current falling rate. The leakage 
energy of the coupled inductor is recycled to the output to further enhance the efficiency. The 
proposed converter is well suited to many industrial applications, such as renewable energy 
power converters and electric vehicle systems, where high gain power converter technology is 
becomingly increasingly important. 
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Small Signal Modelling and Stability 
Analysis 
 Introduction 
Power converters usually consist of passive components and solid state switches. The 
switching action of the converter as a function of time under the PWM control signal(s) 
guidance makes the converter a non-linear time-varying system. The circuit may also have a 
load which contains nonlinear characteristics. However, it is possible to model such a system 
using computer simulations. A computer simulation such as Matlab-Simulink, Saber, and 
Pspice are some of the typical simulation environments for analysing the behaviour of a 
system. This is usually achieved using the built-in library function that represents the 
behaviour of passive and active components. It is always easier to study the influence of 
parameter on the system behaviour in simulation, as compared to accomplishing the same on 
a hardware platform. The overall understanding of the system is improved in simulation and 
the design process is shortened. 
Although the component based model leads to improved understanding of the behaviour of a 
system under various operating conditions via simulation, but, it does not give an account of 
the stability of the converter or its transient analysis when the operating points are perturbed. 
The analytical model, on the other hand, provides a better understanding of the system and its 
experimental behaviour which facilitates the overall design. It is sometimes difficult to derive 
an accurate mathematical model that describes the behaviour of a system at various operating 
conditions. However, there is always a compromise between the accuracy of the mathematical 
model and its simplicity. 
Under constant input voltage, appropriate switching on and off the power devices by 
decreasing or increasing the control parameter, the system operate around an equilibrium 
point and the signals involved may be considered as the small signals around the equilibrium. 
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Then a linearized analytical model characterising the behaviour of the converter around an 
equilibrium point can be derived. The average model is usually derived by taking the average 
of the two instants (on and off) in one switching cycle. The average equation is then linearized 
about the equilibrium point by expanding into Tylor’s series and keeping only the linear 
terms. The higher order terms are therefore neglected, with the assumption that the variables 
deviate only slightly from the operating condition. 
This chapter presents a small signal analysis of high step-up interleaved boost converter and 
controller design. 
 Modelling Assumptions 
To simplify the state space averaging method the following assumptions are made: 
1. Mode of Operation: there are two operating modes in DC-DC converters; 
continuous and discontinuous conduction modes. A converter operates in the CCM 
if its inductor current flows continuously without break and is non-zero during the 
entire switching period. Otherwise, it operates in DCM in which the inductor 
current falls to zero. In this work the inductor current is continuous and non-zero 
for the entire switching duration. 
2. Equal Current Sharing between Interleaved Phases:  the magnetising inductance 
and their corresponding leakage inductance design is evenly distributed. Therefore, 
equal current sharing is assumed to exist between the phases. 
3. Negligible Dead Time: the dead time between turning on of the main switch and its 
corresponding clamp switch in which the (ZVS) occurs is short compared to the 
total switching period and thus neglected. 
4. Ideal Components: In reality, the components of any power converter such as 
inductors, capacitors, switches and diodes contain parasitic components. For 
example, the windings resistance of an inductor, the MOSFET on-state resistance, 
ESR of capacitors and forward voltage drops of diodes are the main parasitic that 
affects the converter dynamics. However, for simplicity, all the components are 
considered lossless. Thus, their parasitic elements are not included in the analysis. 
5. During the main switch on time, the current through the primary winding of the 
coupled inductor rises linearly, whilst the secondary current remain zero. This 
means only the primary winding produces the flux in the magnetic core. However,  
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during the switch off time instance a current flows through both primary and 
secondary windings. The flux linkage is continuous but cannot be used as a state 
variable. Instead a magnetizing inductor current is adopted to be the state variable 
of the coupled inductors [126-128].  
 Small Signal Analysis Using State space Averaging 
6.3.1 Interleaved Converter Model 
The averaged model of the interleaved circuit can be derived by averaging the state equations 
of both on and off-states using Kirchhoff’s laws. There are seven energy storage elements, 
magnetising inductor 𝐿𝑚 1, 𝐿𝐿𝑚 2and clamping capacitors 𝐶𝐶1 , 𝐶𝐶2 . Others include the 
equivalent leakage inductance of the secondary side  𝐿𝐾, switched capacitor 𝐶𝑚 and the output 
capacitor 𝐶𝑂. These storage elements determine the system order. The currents through the 
magnetising inductors and capacitor voltages are adopted to be the state vectors as this is 
usually convenient and customary in electrical networks [47, 99, 129]. The state space model 
of the converter can be written using general state space equations: 
 ?̇? = 𝐴𝐱 + 𝐵𝑢 
𝑦 = 𝐶𝐱 + 𝐷𝑢 
(6.1) 
State variables defined include currents through the magnetising inductors 𝑖𝐿𝑚1 , 𝑖𝐿𝑚2 , the 
voltage across clamp capacitors 𝑣𝐶𝑐1 , 𝑣𝐶𝑐2 leakage inductor current 𝑖𝐿𝐾  and output voltage 𝑣𝑂. 
Considering that 𝑖𝐿𝑘 is discontinuous and its average value in one switching cycle is zero and 
the steady state value of 𝑣𝐶𝑚 = 𝑣𝑜 2⁄  (see equation 5.11). Therefore, the state variables 
reduces to 
  = [𝑖𝐿𝑚1  𝑖𝐿𝑚2  𝑣𝐶𝑐1   𝑣𝐶𝑐2   𝑣𝑜 ]
𝑇 (6.2) 
And the input is defined as 
 𝑢 =  𝑉𝑖𝑛 (6.3) 
6.3.2 Averaging 
To fully develop the state space average model of the converter, it is important to consider the 
high step-up boost converter modes of operation [47, 99, 129], (see Figure 5.3). The average 
model of the circuit can be developed by averaging the state equations of the on-period and 
off-period (neglecting short operating intervals). The state space equations for each sub-
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interval of operation are described by Kirchhoff laws (voltage and current laws).  The state 
space average equations are given by: 
 
{
 
 
 
 
 
 
 
 
 
 𝐿𝑚1
𝑑𝑖?̅?𝑚1̅̅ ̅̅ ̅̅
𝑑𝑡
= 𝑣𝑖𝑛 − (1 − 𝑑𝑠1)𝑣𝐶𝑐1
𝐿𝑚2
𝑑𝑖?̅?𝑚2
𝑑𝑡
= 𝑣𝑖𝑛 − (1 − 𝑑𝑠2)𝑣𝐶𝑐2
𝐶𝐶1
𝑑?̅?𝐶𝑐1
𝑑𝑡
= (1 − 𝑑𝑠1)𝑖𝐿𝑚1 −
𝑇𝑠
2𝐿𝑘
((𝑁 + 1)𝑣𝐶𝑐1 −
𝑣𝑜
2
) (1 − 𝑑𝑠1)
2
𝐶𝐶2
𝑑?̅?𝐶𝑐2
𝑑𝑡
= (1 − 𝑑𝑠2)𝑖𝐿𝑚2 −
𝑇𝑠
2𝐿𝑘
((𝑁 + 1)𝑣𝐶𝑐1 −
𝑣𝑜
2
) (1 − 𝑑𝑠1)
2
𝐶𝑜
𝑑?̅?𝑜
𝑑𝑡
=
(1 − 𝑑𝑠1 + 𝑑
′)𝑖𝐿𝑚1
(𝑁 + 1)
−
𝑣𝑜
𝑅
 (6.4) 
Where 𝑑𝑠1 and 𝑑𝑠2 are the duty cycles of main switch 𝑆1 and 𝑆2 respectively and 𝑑
′ is the 
period between the peak value of the leakage inductor current to its zero crossing during the 
positive half cycle which is the same as 𝛥𝐷 (see Figure 5.3). 𝑇𝑠 denotes the converter 
switching time. Representing (6.4) in the form of (6.1) gives 
𝐴 =
[
 
 
 
 
 
 
 
 
 
 
 0 0 −
(1 − 𝑑𝑠1)
𝐿𝑚1
0 0
0 0 0 −
(1 − 𝑑𝑠2)
𝐿𝑚2
0
(1 − 𝑑𝑠1)
𝐶𝑐1
0 −
𝑇𝑠(1 − 𝑑𝑠1)
2(𝑁 + 1)
2𝐿𝑘𝐶𝑐1
0
𝑇𝑠(1 − 𝑑𝑠1)
2
4𝐿𝑘𝐶𝑐1
0
(1 − 𝑑𝑠2)
𝐶𝑐2
0 −
𝑇𝑠(1 − 𝑑𝑠2)
2(𝑁 + 1)
2𝐿𝑘𝐶𝑐2
𝑇𝑠(1 − 𝑑𝑠1)
2
4𝐿𝑘𝐶𝑐2
(1 − 𝑑𝑠1 + 𝑑
′)
(𝑁 + 1)𝐶𝑜
0 0 0 −
1
𝑅𝑜𝐶𝑜 ]
 
 
 
 
 
 
 
 
 
 
 
 
And the input, output and state transition matrices of the system are given by 
𝐵 = [
1
𝐿𝑚1
1
𝐿𝑚2
0 0 0]
𝑇
     𝐶 = [0 0 0 0 1]         𝐷 =  [0] 
Equation (6.4) represents the average model of the converter.  
6.3.3 Steady State 
The state space averaged DC model that describe the converter in equilibrium is obtained by 
letting the left-hand side (LHS) of each state equation in (6.4) equal to zero, from which 
 X = −𝐴−1𝐵𝑈 (6.5) 
And the set of attainable equilibrium points are: 
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 =
[
 
 
 
 
 
 
 
 
𝐼𝐿𝑚1
𝐼𝐿𝑚2
𝑉𝐶𝑐1
𝑉𝐶𝑐2
𝑉𝑜 ]
 
 
 
 
 
 
 
 
=
[
 
 
 
 
 
 
 
 
 
 
2𝑇𝑠𝑉𝑖𝑛(𝑁 + 1)
2
4𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)
2𝑇𝑠𝑉𝑖𝑛(𝑁 + 1)
2
4𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)
𝑉𝑖𝑛 (1 − 𝑑)⁄
𝑉𝑖𝑛 (1 − 𝑑)⁄
2𝑇𝑠𝑅𝑜𝑉𝑖𝑛(𝑁 + 1)(1 − 𝑑 + 𝑑
′)
4𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)]
 
 
 
 
 
 
 
 
 
 
 (6.6) 
From (6.6)  the voltage gain expression can be written as 
 𝑉𝑜
𝑉𝑖𝑛
=
2𝑇𝑠𝑅𝑜(𝑁 + 1)(1 − 𝑑 + 𝑑
′)
4𝑁𝐿𝐿𝑘(𝑁 + 1) + 𝑅𝑜𝑇𝑠(1 + 𝑑2 + 𝑑′ − 2𝑑 − 𝑑𝑑′)
  (6.7) 
Equation (6.7) is a non-ideal static gain expression which takes into account the equivalent 
leakage inductance of the coupled inductors and is more precise than (5.18) 
6.3.4 Model Transfer Function  
It is possible and also desirable to derive the transfer function of the interleaved high step-up 
converter from the state space model. The equation converting state space models to Laplace 
transfer functions is given by  
 
𝐺(𝑠) =
|
𝑆𝐼 − 𝐴 −𝐵
𝐶 𝐷
|
|𝑆𝐼 − 𝐴|
  
(6.8) 
From (6.8), the line to output transfer function result in the following equation 
 
𝐺𝑣(𝑠) =
𝑉𝑜(𝑠)
𝑉𝑖𝑛(𝑠)
=
𝑝1𝑠 + 𝑝2
𝑠3 + 𝑞1𝑠2 + 𝑞2𝑠 + 𝑞3
 (6.9) 
Where 
𝑝1 = (1 − 𝑑 + 𝑑
′) 𝑠 (𝑁 + 1)𝐶𝑜𝐿𝑚⁄  
𝑝2 = 𝑇𝑠(1 − 𝑑)
2(1 − 𝑑 + 𝑑′) 2𝐿𝑘𝐶𝑐𝐿𝑚⁄  
𝑞1 =
𝑇𝑠(1 − 𝑑)
2(𝑁 + 1)
2𝐿𝑘𝐶𝑐
+
1
𝑅𝑜𝐶𝑜
 
𝑞2 =
𝑇𝑠(1 − 𝑑)
2(𝑁 + 1)
2𝐿𝑘𝐶𝑐𝑅𝑜𝐶𝑜
+
(1 − 𝑑)2
𝐿𝑚𝐶𝑐
 
𝑞3 =
𝑇𝑠(1 − 𝑑)
2(1 − 𝑑 + 𝑑′)
4(𝑁 + 1)𝐿𝑚𝐿𝑘𝐶𝑐𝐶𝑜
+
(1 − 𝑑)2
𝐿𝑚𝐶𝑐𝑅𝑜𝐶𝑜
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6.3.5 Model Validation with Simulink 
The line to output transfer function derived in (6.9) is verified with direct simulation in 
Matlab-Simulink with switch model. The parameters used in the simulation and that of the 
averaged model are those listed in Table 5.1. The simulations have been performed under full 
load condition with 12 𝑉 input voltage. 
 
Figure 6.1 Direct simulation in Matlab 
 
Figure 6.2 Bode diagram of transfer function 
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Figure 6.1 illustrates the output voltages response of the switch model and the calculated 
model of (6.9), it is reasonable to conclude that a good agreement exists between the models. 
The agreement indicates that the derived averaged models can be used for the real system 
frequency domain analysis and controller design. The frequency response of the static gain 
transfer function is shown by the Bode plot of Figure 6.2. The system has an infinite gain 
margin (GM) and a phase margin (PM) of 11o at the gain crossover frequency of 17.5 
Krad/sec. The log magnitude curve has a slope of 40dB/dec. 
6.3.6 Perturbation 
 A linearized system can be develop by introducing perturbation around the steady state value 
of the averaged model calculated in (6.4), containing the steady state dc value (nominal 
component) represented by uppercase letter and a superimposed ac variation represented by 
lowercase symbol with circumflex. For instance the perturbation definitions for the state 
variable are: 𝑖𝐿𝑚 = 𝐼𝐿𝑚 + 𝑖̂𝐿𝑚, 𝑣𝑖𝑛 = 𝑉𝑖𝑛 + 𝑣𝑖𝑛, 𝑣𝑜 = 𝑉𝑜 + 𝑣𝑜  and  𝑑 = 𝐷 + ?̂?. The following 
expressions are obtained 
 
{
 
 
 
 
 
 
 
 
 
 𝐿𝑚1
𝑑(𝐼𝐿𝑚1 + 𝑖?̂?𝑚1)
𝑑𝑡
= 𝑉𝑖𝑛 + 𝑣𝑖𝑛 − (𝑉𝐶𝑐1 + 𝑣𝐶𝑐1)(1 − 𝐷 − ?̂?𝑠1)
𝐿𝑚2
𝑑(𝐼𝐿𝑚2 + 𝑖?̂?𝑚2)
𝑑𝑡
= 𝑉𝑖𝑛 + 𝑣𝑖𝑛 − (𝑉𝐶𝑐2 + 𝑣𝐶𝑐2)(1 − 𝐷 − ?̂?𝑠2)
𝐶𝐶1
𝑑(𝑉𝐶𝑐1 + 𝑣𝐶𝑐1)
𝑑𝑡
= (𝐼𝐿𝑚1 + 𝑖̂𝐿𝑚1)(1 − 𝐷 − ?̂?𝑠1) −
𝑇𝑠(1 − 𝐷 − ?̂?𝑠1)
2
2𝐿𝑘
((𝑁 + 1)(𝑉𝐶𝑐1 + 𝑣𝐶𝑐1) +
(𝑉𝑜 + 𝑣𝑜)
2
)
𝐶𝐶2
𝑑(𝑉𝐶𝑐2 + 𝑣𝐶𝑐2)
𝑑𝑡
= (𝐼𝐿𝑚2 + 𝑖̂𝐿𝑚2)(1 − 𝐷 − ?̂?𝑠2) −
𝑇𝑠
2𝐿𝑘
((𝑁 + 1)(𝑉𝐶𝑐2 + 𝑣𝐶𝑐2) +
(𝑉𝑜 + 𝑣𝑜)
2
)
𝐶𝑜 〈
𝑑(𝑉𝑜 + 𝑣𝑜)
𝑑𝑡
〉 =
𝐼𝐿𝑚1 + 𝑖̂𝐿𝑚1
(𝑁 + 1)
(1 − 𝐷 − ?̂?𝑠1 + 𝐷
′ + ?̂?′) −
(𝑉𝑜 + 𝑣𝑜)
𝑅𝑜
   
(6.10) 
6.3.7 Linearization 
Finally, by assuming that the components of the converter have the same values (i.e. 
 𝐿𝑚1 = 𝐿𝑚2 = 𝐿𝑚 and 𝐶𝐶1 = 𝐶𝐶2 = 𝐶𝐶), the linearized model of the converter can be 
obtained. The duty cycle of the main switches 𝑆1 and 𝑆2 are the same in both phases, which 
means 𝑑𝑠1 = 𝑑𝑠2 = 𝑑, but phase shifted 180
𝑜. The system is linearized about this steady state 
operating point by expanding and neglecting the higher order perturbation terms, then 
removing the steady-state quantities [99, 126]. Therefore, the following sets of equations are 
obtained. 
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{
 
 
 
 
 
 
 
 
 
 
 
 𝐿𝑚
𝑑𝑖̂𝐿𝑚1
𝑑𝑡
= ?̂?𝑖𝑛 − 𝑉𝐶𝑐?̂? − (1 − 𝐷)?̂?𝐶𝑐
𝐿𝑚
𝑑𝑖̂𝐿𝑚2
𝑑𝑡
= ?̂?𝑖𝑛 − 𝑉𝐶𝑐?̂? − (1 − 𝐷)?̂?𝐶𝑐
𝐶𝐶
𝑑?̂?𝐶𝑐1
𝑑𝑡
= (1 − 𝐷)𝑖̂𝐿𝑚 − 𝐼𝐿𝑚?̂? −
𝑇𝑠
2𝐿𝑘
((𝑁 + 1)?̂?𝐶𝑐1 −
?̂?𝑜
2
) (1 − 𝐷)2 +
𝑇𝑠(1 − 𝐷)?̂?
𝐿𝑘
((𝑁 + 1)𝑉𝐶𝑐1 −
𝑉𝑜
2
)
𝐶𝐶
𝑑?̂?𝐶𝑐2
𝑑𝑡
= (1 − 𝐷)𝑖̂𝐿𝑚 − 𝐼𝐿𝑚?̂? −
𝑇𝑠
2𝐿𝑘
((𝑁 + 1)?̂?𝐶𝑐2 −
?̂?𝑜
2
) (1 − 𝐷)2 +
𝑇𝑠(1 − 𝐷)?̂?
𝐿𝑘
((𝑁 + 1)𝑉𝐶𝑐2 −
𝑉𝑜
2
)
𝐶𝑜
𝑑?̂?𝑜
𝑑𝑡
=
𝑖?̂?𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)
−
𝐼𝐿𝑚?̂?
(𝑁 + 1)
+
𝐼𝐿𝑚?̂?
′
(𝑁 + 1)
−
?̂?𝑜
𝑅𝑜
  
(6.11) 
Applying modelling assumption that there is an equal current sharing between the interleaved 
phases of the converter such that 𝑖𝐿𝑚1 = 𝑖𝐿𝑚2 = 𝑖𝐿𝑚, 𝑖𝐿𝑚1 + 𝑖𝐿𝑚2 = 𝑖𝐼𝑛 and the clamp 
capacitor voltages are equal 𝑉𝐶𝑐1 = 𝑉𝐶𝑐2 = 𝑉𝐶𝑐 [99, 130]. Equation (6.11) can be simplified to 
 
{
 
 
 
 
 
 𝐿𝑚
𝑑𝑖̂𝑖𝑛
𝑑𝑡
= 2?̂?𝑖𝑛 − 𝑉𝐶𝑐?̂? − 2(1 − 𝐷)?̂?𝐶𝑐
 
𝐶𝐶 〈
𝑑𝑣𝐶𝑐
𝑑𝑡
〉 = (1 − 𝐷)𝑖̂𝐿𝑚 − 𝐼𝐿𝑚?̂? −
𝑇𝑠(1 − 𝐷)
2
2𝐿𝑘
((𝑁 + 1)?̂?𝐶𝑐 −
?̂?𝑜
2
) +
𝑇𝑠(1 − 𝐷)?̂?
𝐿𝑘
((𝑁 + 1)𝑉𝐶𝑐 −
𝑉𝑜
2
)
𝐶𝑜
𝑑?̂?𝑜
𝑑𝑡
=
𝑖̂𝑖𝑛(1 − 𝐷 + 𝐷
′)
2(𝑁 + 1)
−
𝐼𝐿𝑚?̂?
2(𝑁 + 1)
+
𝐼𝐿𝑚?̂?
′
(𝑁 + 1)
−
?̂?𝑜
𝑅𝑜
  
(6.12) 
6.3.8 Transfer function 
Now taking Laplace transform of (6.12) and replacing 𝑠 with 𝑑 𝑑𝑡⁄ . Then eliminating ?̂?′ yield 
the small signal low-frequency model of the interleaved high step-up DC-DC converter.  
 
[
𝑖?̂?𝑛(𝑠)
𝑣𝐶𝐶(𝑠)
𝑣𝑜(𝑠)
] = [𝐴(𝑠)]−1 [
𝑏1(𝑠)
𝑏2(𝑠)
𝑏3(𝑠)
] ?̂?(𝑠) + [𝐴(𝑠)]−1[𝐶(𝑠)]𝑣𝑖𝑛(𝑠) (6.13) 
Where: 
𝐴 =
[
 
 
 
 
 
 𝑠
2(1 − 𝐷)
𝐿𝑚
0
−
(1 − 𝐷)
𝐶𝑐
𝑠 +
(𝑁 + 1)(1 − 𝐷)2
2𝑓𝑠𝐿𝑘𝐶𝑐
−
(1 − 𝐷)2
4𝐿𝑘𝐶𝑐
−
(1 − 𝐷 + 𝐷′)
2(𝑁 + 1)𝐶𝑜
2𝐼𝐿𝑚(1 − 𝐷)
𝐶𝑜𝑉𝑜
𝑠 +
1
𝑅𝑜𝐶𝑜
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝐶𝑜𝑉𝑜 ]
 
 
 
 
 
 
    
𝐵 = [2𝑉𝐶𝑐
𝐿𝑚
,
(1 − 𝐷)((𝑁 + 1)𝑉𝐶𝑐 −
𝑉𝑜
2)
𝑓𝑠𝐿𝑘𝐶𝑐
−
𝐼𝐿𝑚
𝐶𝑐
, −
2𝐼𝐿𝑚𝑉𝐶𝑐
𝑉𝑜𝐶𝑜
]
𝑇
,        𝐶 =  (0 0 1) 
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Various transfer functions can be obtained from (6.13), such as control-to-output or line -to- 
output transfer functions. The model can as well be used for closed loop control design of the 
converter. 
6.3.9 Duty Ratio Control 
 By setting 𝑣𝑖𝑛(𝑠) = 0 in (6.13), the direct duty ratio control (control-to-output transfer 
function) can be obtained, and is given by 
 𝑣𝑜(𝑠)
?̂?(𝑠)
=
1
|𝐴(𝑠)|
[𝐴31 𝐴32 𝐴33] [
𝑏1
𝑏2
𝑏3
] (6.14) 
Where 𝑏1, 𝑏2, 𝑏3 are the elements of the input matrix 𝐵 above. From (6.14), the control-to-
output transfer function is found to be 
 
𝐺𝑣𝑑 =
𝑣𝑜(𝑠)
?̂?(𝑠)
=
𝑎1𝑠
2 + 𝑎2𝑠 + 𝑎3
𝑝1𝑠3 + 𝑝2𝑠2 + 𝑝3𝑠 + 𝑝4
 (6.15) 
Where 
𝑎1 = 𝐿𝑚𝐶𝑐𝑏1 
𝑎2 =
(1 − 𝐷 + 𝑑′)𝐶𝑐
2(𝑁 + 1)
 𝑏1 +
2𝐼𝐿𝑚𝐿𝑚(1 − 𝐷)
𝑉𝑜
 𝑏2 +
(1 − 𝐷)2𝐿𝑚
𝑓𝑠𝐿𝐾
 𝑏3 
𝑎3 = (1 − 𝐷)
2 (
(1 − 𝐷 + 𝐷′)
2𝑓𝑠𝐿𝐾
+
2𝐼𝐿𝑚(1 − 𝐷)
𝑉𝑜
)  𝑏1 −
2(1 − 𝐷 + 𝐷′)(1 − 𝐷)
(𝑁 + 1)
 𝑏2 + 2(1 − 𝐷)
2 𝑏3 
𝑝1 = 𝐿𝑚𝐶𝑐𝐶𝑂 
𝑝2 =
𝐿𝑚𝐶𝑂(1 − 𝐷)
2
𝑓𝑠𝐿𝐾
+ 𝐿𝑚𝐶𝑐 (
1
𝑅𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) 
𝑝3 =
𝐿𝑚(1 − 𝐷)
2
𝑓𝑠𝐿𝐾
(
1
𝑅𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) + 2𝐶𝑂(1 − 𝐷)
2 
𝑝4 = 2(1 − 𝐷)
2 (
1
𝑅𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
+
(1 − 𝐷)(1 − 𝐷 + 𝐷′)
𝑓𝑠𝐿𝐾(𝑁 + 1)2
) 
Where 𝐷′ represents the steady state dc value (nominal component) of 𝑑′ denoted by 
uppercase letter. The transfer function coefficients of (6.5) can be calculated by substituting 
the system parameters values depicted in Table 5.1. The effect of duty ratio perturbation on 
the converter can then be determined from (6.15). The control-to-output transfer function 
describes a standard third order system and has a negative real pole at 𝑠 = −5.65𝑒05, two 
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complex conjugate poles at 𝑠 = −7.57 ± 𝑗1.3𝑒03, and two zeros at  𝑠 = −5.65𝑒05 and 𝑠 =
1.34𝑒04 respectively. The control-to-output transfer function exhibit a non-minimum phase 
system, which is typical behaviour of converters with boost or buck-boost characteristics 
The calculated control-to-output transfer function is verified in simulation by perturbing duty 
cycle set point with sinusoids of different frequencies and stores the corresponding output 
voltage. A discrete point can be found from the frequency response that describes how the 
system responds to the magnitudes and phase of the injected sinusoids. Therefore, a control-
to-output transfer function can be estimated from the measured data. Figure 6.3 illustrates the 
Bode plots of both the calculated and estimated response of the control-to-output transfer 
function. The system PM and GM are negative (-73 and -29.9), which makes the system 
unstable under the influence of disturbance in input voltage or load variation.   
 
Figure 6.3 Calculated and estimated  control to output transfer function 
The duty ratio selection is not explicitly control, but rather accepted as influenced by the 
converter nominal operating point due to the control function. Likewise the load resistance 
range, which is also based on DC loads requirement. The load resistance and duty ratio are 
exogenous quantities that requires compensation scheme due to pole-zero variation.  Figure 
6.4 and Figure 6.5 shows the Bode plot of the small signal model as the duty cycle 𝐷 and load 
resistor 𝑅𝑂 are varied over their nominal operating points. 
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Figure 6.4 Variation in DC gain with duty ratio 
 
Figure 6.5 Load change effect 
Figure 6.4 shows a frequency response curve, illustrating the effects of varying the duty cycle 
of the high step-up converter at full load condition. Here the duty cycle is varied from 0.6 ≤
𝐷 ≤ 0.7, the right-half plane (RHP) zero effect on both magnitude and phase plots are 
apparent. 
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Figure 6.5 shows the frequency response curve, illustrating the effect of varying the load 
resistor 𝑅𝑂 at a constant duty ratio of 0.65. The variation of the load resistor also causes 
variation in the magnitude of the RHP zero above the pole. Change in the phase of the RHP 
zero above the pole is expected when the load resistor is shifted further to the high end of its 
range. 
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Figure 6.6 Block diagram of dual loop feedback control diagram of high step-up interleaved boost 
converter in continuous domain 
Figure 6.6 shows the block diagram of the current mode control. The control architecture is a 
typical cascade controller comprising of outer voltage and inner current control loops. The 
presence of the RHP zero in the control-to-output transfer function tends to destabilize the 
traditional single-loop feedback control. Furthermore, it is difficult to obtain an adequate 
phase margin, because during transient the phase lag of the RHP zero causes the output to 
change initially in the wrong direction. The loops are usually defined to satisfy certain design 
criteria of PM and bandwidth. The outer voltage loop has slow dynamics whilst the inner 
current loop has fast dynamics.  This is done to allow the input current to change more 
quickly than the converter output voltage [99, 131].  
The feedback control system uses proportional-integral (PI) controller in both loops. The 
outer voltage loop determines the current reference of the inner current loop, whilst the 
control signal is determined by the inner current controller.  The control signal generates the 
gating signals of the main switches 𝑆1 and 𝑆2 with the same duty ratio with the aid of ePWM 
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submodule. Two modulators shifted in phase by 1800 are used to produce the gating signals. 
Note that the gate signal of the clamp switches 𝑆𝐶1 and 𝑆𝐶2  are complementary to their 
corresponding primary switches. The current and voltage transducers presence has been taken 
into account with their respective gains 𝐻𝑖 and 𝐻𝑣 respectively and this is usually 
implemented in practice by Hall effect sensors. 
6.4.1 Inner Current Control Loop 
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Figure 6.7 Block diagram of current control loop in continuous domain 
Figure 6.7 illustrates the block diagram of inner current loop. Each of the components is 
represented by their respective transfer functions. In particular, the controller is typically 
represented by PI compensator, whose proportional gain 𝐾𝑝 and integral gain 𝐾𝐼 are 
determined in this section. As previously explained, once the outer voltage loop sets the 
current reference of the inner current loop, the error between the actual and desired current is 
processed in the PI controller. The controller output produces a modulating signal that drives 
the digital pulse width modulation DPWM block. The DPWM block can be modelled as a 
cascade connection of two blocks: the first block been the modulator static gain and the 
second block is the Padѐ approximation PWM module. The sampling process by the on-chip 
ADC and the PWM module together form a sample and hold device and can be represented 
with zero order hold (ZOH) [131, 132]. The 𝑠 domain transfer function of ZOH can be 
expressed as  
 
𝑍𝑂𝐻 =
1
𝑠
(1 − 𝑒−𝑠𝑇𝑠) (6.16) 
Here the modulator gain is represented with unity gain, since in digital implementation; the 
modulator transfer function is represented by a numerical scale factor that converts the digital 
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controller binary code 𝑚(𝑘) to the corresponding duty cycle 𝑑(𝑡). 𝑚(𝑘) is usually coded 
such that its maximum binary value equal to one. This means that the modulator gain is also 
unity and 𝑚(𝑘) directly represents the duty cycle without scale factor [132]. This further 
explained that a full-scale input value of the ADC is also unity. Under these assumptions, the 
static gain of DPWM is equal to unity and the sample and hold effect of single update 
triangular carrier PWM can be modelled by assuming 𝐶𝑃𝐾 = 1 (where 𝐶𝑃𝐾 represent the peak 
value of the triangular carrier modulation signal). The inclusion of the Padѐ approximation 
block is to account for the response delay of the modulator between the ADC sampling instant 
and subsequent duty cycle update. The response delay of the DPWM is on average considered 
to be half of the modulation period duration and therefore modelled with its first order padѐ 
approximation. The next block represents the control to input current transfer 
function 𝐺𝑖𝐿𝑑(𝑠), which relates the variation of the converter input current 𝐼𝑖𝑛 to the 
consequent variation of the duty cycle 𝑑. This relation is derived from (6.13) by 
setting 𝑣𝑖𝑛(𝑠) = 0 and found to be  
 
𝐺𝑖𝑑(𝑠) =
𝑖̂𝑖𝑛(𝑠)
?̂?(𝑠)
= 2
𝑖?̂?𝑚(𝑠)
?̂?(𝑠)
=
𝑞1𝑠
2 + 𝑞2𝑠 + 𝑞3
𝑝1𝑠3 + 𝑝2𝑠2 + 𝑝3𝑠 + 𝑝4
 (6.17) 
Where 
𝑞1 = 𝑏1𝑠
2 + (
1
𝑅𝑂𝐶𝑂
+
(𝑁 + 1)(1 − 𝐷)2
2𝑓𝑠𝐿𝐾𝐶𝑐
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) 𝑏2 𝑠
+
(𝑁 + 1)(1 − 𝐷)2 𝑏3
2𝑓𝑠𝐿𝐾𝐶𝑐
(
1
𝑅𝑂𝐶𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) +
2𝐼𝐿𝑚(1 − 𝐷)
3
4𝑓𝑠𝐿𝑘𝐶𝑐𝐶𝑜𝑉𝑜
𝑏3 
𝑞2 = −2(1 − 𝐷)𝐶𝑜𝑏1 − 2(1 − 𝑑)(
1
𝑅𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) 𝑏2 
𝑞3 = −
(1 − 𝐷)3
(𝑁 + 1)𝑓𝑠𝐿𝐾
𝑏3 
Using the block diagram of Figure 6.7, the design of the PI controller is straightforward. 
However, the loop gain of the block diagram is required, which is simply a cascade 
connection of all blocks given by 
 
 𝐺𝑜𝐿(𝑠) =
𝐾𝑝(𝑠 + 𝐾𝑖 𝐾𝑝)⁄
𝑠
  
(1 − 𝑠 𝑇𝑠 4)⁄
(1 + 𝑠 𝑇𝑠 4)⁄
𝐻𝑖(𝑠)𝐺𝑖𝑑(𝑠) (6.18) 
Now, the continuous time system in (6.17) is first discretized with ZOH given by  
 
𝐺𝑖𝑑(𝑧) = 𝑍{
1
𝑠
(1 − 𝑒−𝑠𝑇𝑠)𝐻(𝑠)𝐺𝑖𝑑(𝑠)} (6.19) 
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Once this is available, the digital PI controller is designed directly in the discrete time domain 
using methods similar to continuous time frequency response. The compensator design is 
driven by certain specifications concerning the closed loop performance (such as speed of 
response or tracking error with respect to the reference signal). These specifications are 
usually turned into equivalent closed loop specifications of bandwidth and phase margin. To 
ensure enough stability around equilibrium point due to parameter variation influence, a gain 
margin of 45o or higher at gain cross over frequency would be desirable. For this reason, a 
closed loop bandwidth 𝑓𝐶𝐿 of one tenth of the switching frequency 𝑓𝑠 is intended to be 
achieved with at least phase margin PM of 60o. The subsequent step is to determine the 
proportional gain 𝐾𝑝 and integral gain 𝐾𝐼 that guarantee compliance with these specifications. 
The controller is designed in Matlab using “sisotool” graphical user interface based on 
Zeigler-Nichols tuning that allows the closed loop frequency response to be interactively 
changed by modifying the pole-zero location of the PI compensator. The corresponding 
feedback compensator gains from the same interface are 𝐾𝑝 = 0.0151 and 𝐾𝐼 = 0.0025 
respectively. Figure 6.8 illustrate the Bode diagram of the inner current loop, showing 
compliance with design specifications. The system has a gain margin of 11.2 dB at phase 
crossover frequency of 157 Krad/sec and a phase margin of  590 at the gain crossover 
frequency of 29.6 Krad/sec. These margins are sufficient to ensure stability against variation 
in set point values around the equilibrium point. 
 
Figure 6.8 Bode Diagram of current control loop with discrete PI controller 
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For the controller just designed, the modulator delay represented by the Padѐ approximation 
block is assumed to be negligible and therefore neglected. However, this is not the case in 
digital implementation. To properly characterize the model a digital PWM delay, which on 
average equals to half of the modulation period delay is considered. The plant transfer 
function 𝐺𝑖𝑑(𝑧) is recalculated to reflect this delay. The plant transfer function is given by  
 
𝐺𝑖𝑑(𝑧) = 𝑍{
1
𝑠
(1 − 𝑒−𝑠𝑇𝑠)𝐻(𝑠)𝑒−𝑠𝑇𝑑𝐺𝑖𝑑(𝑠)} (6.20) 
Where  𝑇𝑑 = 0.5 𝑇𝑆. Figure 6.9 shows the corresponding digital PWM delay effect on the 
controller. It is apparent that the delay in ADC sampling instant and subsequent duty ratio 
update results in a reduced PM of 16.3o at the gain crossover frequency of 28.5 Krad/sec and 
reduced gain margin of 0.7 dB at phase crossover frequency of 74.6 Krad/sec for the latter 
system with the same controller. 
 
Figure 6.9 Digital PWM delay effect 
The reduction in phase margin is as a result of time delay which is on average half of the 
modulation period associated with the DPWM block. The time delay amount to a phase lags 
in the system given by 
 ∠𝐺𝑜𝐿 = 360𝑓𝑇𝑆 2⁄ = 16.3
0 (6.21) 
Where 𝑓 = 74.6 Krad/sec is the frequency at which the phase lag is calculated. Despite this 
delay, it is clear that the system is stable and has sufficient margins to ensure stability around 
equilibrium point due to parameter variation influence. 
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6.4.2 Outer Voltage Control Loop 
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Figure 6.10 Block diagram of voltage control loop in continuous domain 
Figure 6.10 shows the block diagram of the voltage control loop; all the components were 
represented with their respective transfer functions. The control objective of the outer loop is 
to set the current reference for the inner current loop. Similar to inner current loop, a PI 
compensator is employed to maximize the compensator bandwidth and slow outer loop 
dynamics. However, any compensator with integral part acting on the voltage error can as 
well be utilised. The voltage loop PI controller, whose proportional gain 𝐾𝑝 and integral 
gain 𝐾𝐼 is determined in this section, processes the error between the actual and desired output 
voltage. The controller output produces a current that serve as a reference for the inner current 
loop. 
Note that the inner current control loop has been replaced by a unit gain. This replacement is 
influenced by the fact that the inner current control loop has a much faster dynamic response 
than the voltage loop [99, 131]. 𝐺𝑣𝑖(𝑠) is the output to input current transfer function relating 
the output voltage variation due to consequent variation of input current derived from (6.13). 
This transfer function is given by 
 
𝐺𝑣𝑖(𝑠) =
𝑣𝑜(𝑠)
𝐼𝑖𝑛(𝑠)
=
𝑣𝑜(𝑠)
?̂?(𝑠)
 
?̂?(𝑠)
𝐼𝑖𝑛(𝑠)
=
𝑎1𝑠
2 + 𝑎2𝑠 + 𝑎3
𝑞1𝑠2 + 𝑞2𝑠 + 𝑞3
 (6.22) 
Where  𝑎1 = 𝐿𝑚𝐶𝑐𝑏1 
𝑎2 =
(1 − 𝐷 + 𝑑′)𝐶𝑐
2(𝑁 + 1)
 𝑏1 +
2𝐼𝐿𝑚𝐿𝑚(1 − 𝐷)
𝑉𝑜
 𝑏2 +
(1 − 𝐷)2𝐿𝑚
𝑓𝑠𝐿𝐾
 𝑏3 
𝑎3 = (1 − 𝐷)
2 (
(1 − 𝐷 + 𝐷′)
2𝑓𝑠𝐿𝐾
+
2𝐼𝐿𝑚(1 − 𝐷)
𝑉𝑜
)  𝑏1 −
2(1 − 𝐷 + 𝐷′)(1 − 𝐷)
(𝑁 + 1)
 𝑏2 + 2(1 − 𝐷)
2 𝑏3 
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𝑞1 = 𝑏1𝑠
2 + (
1
𝑅𝑂𝐶𝑂
+
(𝑁 + 1)(1 − 𝐷)2
2𝑓𝑠𝐿𝐾𝐶𝑐
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) 𝑏2 𝑠
+
(𝑁 + 1)(1 − 𝐷)2 𝑏3
2𝑓𝑠𝐿𝐾𝐶𝑐
(
1
𝑅𝑂𝐶𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) +
2𝐼𝐿𝑚(1 − 𝐷)
3
4𝑓𝑠𝐿𝑘𝐶𝑐𝐶𝑜𝑉𝑜
𝑏3 
𝑞2 = −2(1 − 𝐷)𝐶𝑜𝑏1 − 2(1 − 𝑑)(
1
𝑅𝑂
+
2𝐼𝐿𝑚(1 − 𝐷 + 𝐷
′)
(𝑁 + 1)𝑉𝑜
) 𝑏2 
𝑞3 = −
(1 − 𝐷)3
(𝑁 + 1)𝑓𝑠𝐿𝐾
𝑏3 
The PI controller gains can be determined from the open loop gain of Figure 6.10, which is 
simply a cascade connection of all the blocks given by 
 
𝐺𝑜𝐿(𝑠) =
𝐾𝑝(𝑠 + 𝐾𝑖 𝐾𝑝)⁄
𝑠
𝐻𝑣(𝑠)𝐺𝑣𝑖(𝑠) (6.23) 
𝐻𝑉(𝑠) is the voltage transducer gain and 𝐺𝑣𝑖(𝑠) is the output to input current transfer function. 
Equation (6.23) is first discretised and the compensator design of the outer loop is equally 
influenced by certain specifications concerning the closed loop performance (such as speed of 
response). However, the cut-off frequency of the outer voltage loop should be much smaller 
than the inner current loop to consider the latter as having unity gain and zero phase when 
designing the former [99, 131]. To ensure sufficient stability around equilibrium point due to 
parameter variation influence, a closed loop bandwidth 𝑓𝐶𝐿 of one tenth of the inner current 
loop is intended to be achieved with at least phase margin PM of 60o.  
 
Figure 6.11 Bode plot of the  voltage control loop with discrete PI controller 
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Following the same method described in the current loop the proportional gain 𝐾𝑝 and 
integral gain 𝐾𝐼 of the voltage loop that guarantees compliance with these specifications are 
𝐾𝑝 = 0.1987 and 𝐾𝐼 = 0.0258 respectively. Figure 6.11 shows the Bode plot of the voltage 
control loop with the discrete controller. The desired specifications of phase and gain margins 
were achieved and the low-frequency gain is improved. 
6.1 Simulation and Experimental Results 
The dynamic performance of the closed loop system is verified by computer simulation based 
on the foregoing analysis. Figure 6.12 illustrates the step change in load resistance from full 
load to twenty percent load (i.e. 500W to 100W) and vice versa. The peak overshoot is 20% 
of the steady state output voltage and the settling time is 30ms. 
 
Figure 6.12 Simulated response to load changes from 500W to 100 W 
The dynamic response of the controller is further verified experimentally with 500 W 
prototype shown in Figure 5.10. The nominal operating points of the converter are listed in 
Table 5.1. Refer to Appendix A, for more details on the hardware used for testing the control 
algorithm and the experimental set-up. The control routines were implemented with a 
TMS320F28335 Texas Instruments Microcontroller. The Microcontroller has a sufficient 
processing capacity to perform the control routines and provide six pairs of PWM signals with 
proper phase. Comprehensive description of the control hardware popularly known as digital 
signal processor DSP board is provided in Appendix B. The gate drives and interface board 
specifically designed for isolation and generating appropriate gate signals required by the 
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power switches can be found in Appendix D. When performing the laboratory experiments, 
the controller gains were further tuned to obtain the desired response with minimal overshoot. 
However, the calculated values were taken as starting point. 
Figure 6.13 shows a time domain dynamic performance of the converter. Here, a step change 
in load resistance is applied, causing a step increment/decrement in output power from 100 W 
to 500 W. The results clearly show the performance of the current mode controller in terms of 
settling time and overshoot. The converter output voltage settles within 20 𝑚𝑠.  There is an 
overshoot and undershoot on the voltage waveform during load changes. The output voltage 
variation (undershoots) and overshoots are approximately 5 V (4.1%) of the steady state 
value. The waveforms clearly indicate that despite the change in load the output voltage is 
well regulated with no steady state error. 
 
Figure 6.13 Experimental response to step change from light load 𝑃𝑂 = 100 𝑊 and full load  
Additional load disturbance compensation performance of the converter in both simulation 
and experiment are further carried out. Figure 6.14 illustrates the transient and steady state 
response of the system when a step change in load resistance is applied causing an increment 
in output power from half load to 400 W. Unlike the previous case, the output response settle 
faster within 15ms and the overshoot/undershoot reduces to 6.6% of the steady state values. 
Figure 6.15 shows the experimental closed loop performance of the converter when subjected 
to a step change in load resistance from 250 W to 400 W and vice versa, the converter settles 
within 15 𝑚𝑠.  The output voltage variation (undershoots and overshoot) is approximately 4 
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V (3.3%) of the steady state response and the output voltage is well regulated with no steady 
state error. Further tuning of the controller gain in the experiment, results in sharp reduction in 
the peak overshoot/undershoot and the output response settle faster. 
 
Figure 6.14 Simulated response to load changes from 250W to 400 W 
 
Figure 6.15 Experimental response of load variation between 𝑃𝑂 = 250 𝑊 and 𝑃𝑂 = 400 𝑊 
6.2  Manual Tuning of Discrete PI Controller 
This section describes a manual controller tuning method, in particular the digital PI 
controller implemented on the high step-up converter. The basic principle is to act upon a 
plant to be controlled in this case (DC-DC converter) through a combination of two elements: 
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Proportional part: this produces an actuating signal proportional to the error signal. 
Proportional part reduces the rise time and the steady state error but cannot eliminate it. 
Integral part: this produces an actuating signal proportional to integral of the error signal. 
The integral part eliminates the steady state error. However, it makes the transient response 
worse. 
It is possible to apply various design techniques or tuning algorithms to determine the 
controller parameters that will satisfy the transient and steady state specification of closed 
loop system if the mathematical model of the system is known or can be derived. However, if 
the mathematical model cannot be easily derived, then application of analytical or 
computational method to the design of the PI controller is impossible. Therefore, it becomes 
necessary to resort to manual approach of tuning the PI controller. 
The process of selecting the controller parameters to satisfy given performance specification 
is known as controller tuning. The most widely understood method of controller tuning is 
Zeigler-Nichols method, which is based on the proportional gain 𝐾𝑃 that result in marginal 
stability when only proportional control action is used. The method is useful in selecting the 
controller parameters when the mathematical model is not known. Likewise, the rules can also 
be applied to the systems with known mathematical models. The Zeigler-Nichols tuning rules 
provide an educational guess for the controller parameters and provide a starting point for the 
tuning, rather than the final setting for the parameters in a single shot.  
The method involves setting the integral control action to zero, using only the proportional 
control action. The proportion gain is slightly increased from zero to a critical value 𝐾𝐶 at 
which the output exhibits sustained oscillation. Zeigler and Nichols suggested that the 
controller parameters 𝐾𝑃 and 𝐾𝐼 are now set according to the formula shown in Table 6.1. 
Table 6.1 Manual Tuning of PI controller based on Zeigler-Nichols method 
Control Type Proportional 
Part  𝐾𝑃 
Integral Part 
𝐾𝐼 
Proportional Integral (PI) 0.45𝐾𝐶 𝑃𝐶 1.2⁄  
Where 𝑃𝐶 is the period of sustained oscillation. The manual tuning method relies on the person 
tuning the controller to make several judgements throughout the tuning process. Algorithmic 
tuning methods exist which aim to minimize this decision making process, thereby making it 
easier to tune the controller without the need to reach the critical value 𝐾𝐶. 
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6.3 Summary 
The derivation of the small signal model of a high step-up interleaved boost converter using 
state space averaging is described in this chapter. The model is used in the design of the dual 
loop current mode controller. A complete step by step design procedure is presented.  The 
similarity of the converter components and symmetry of the operation were explored to 
simplify and reduce the complexity of the model. Experimental results for step change in load 
at fixed input voltage are presented. The designed controller show good performance for 
variations in input voltage and load conditions. The results clearly show that the desired 
output voltage is well regulated, with zero steady state error. Likewise, at the point of a load 
change, the transient characteristics are well within acceptable limits. The frequency response 
and domain plots of the digitally controlled high step-up interleaved converter demonstrate 
the validity of the MATLAB based design approach. 
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Conclusion and Further Work                                                                                         
 Introduction 
It is likely that significant amount of global future energy requirement could come from 
RESs; such as solar photovoltaic and ESS such as Li-ion batteries. From this viewpoint, 
research and development in alternative energy sources has been given utmost importance. 
This is related to the fact that these RESs and ESS are among the cleanest methods of 
generating and storing energy. However, the growing use of RESs and ESS brings other 
challenges to the energy conversion technology; because devices that store or produce 
electrical energy are often realized using multiple low voltage storage cells, which are usually 
connected in series to produce sufficient voltages for the intended applications. These 
challenges make RESs very expensive and inhibit their widespread application. Literature 
studies have revealed that the major areas of research in energy conversion are improvement 
of the system efficiency and lowering the system cost. A target area of reducing the power 
system cost is to eliminate, combine or simplify as many conversion steps as possible. 
Therefore, the aim of the research in this thesis is to contribute towards lowering the cost, 
raising the conversion ratio and improving the efficiency of high step-up converter system. 
Four areas have been highlighted where performance improvements can be made which 
include:  
i) Avoiding extreme duty ratio operation,  
ii) Minimizing the voltage or current stress imposed on power semiconductors,  
iii) Lowering the current falling rate of the diodes  
iv) Soft switching performance.  
A single phase and interleaved high step-up boost converter has been proposed to address the 
above issues. The proposed innovative solutions have achieved significant performance 
improvements and higher conversion ratio over the state of the art topologies.  
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Firstly, higher conversion ratio is realised in all the proposed converter topologies by 
integrating coupled inductor and switched capacitor to configure a voltage gain extension cell. 
This integration permits achieving higher voltage gain with lower turns ratio, thus reducing 
the volume and copper loss associated with the coupled inductor. Furthermore, the coupled 
inductor turns ratio provides another degree of freedom to enlarge the converter static gain in 
conjunction with the duty ratio. The extreme duty ratio operation is simply avoided by proper 
choice of coupled inductor transformation ratio. In addition, the voltage stresses imposed on 
power devices are minimized. As a result, low voltage rated power devices with low on-state 
resistance are employed to reduce the conduction loss; leading to improved efficiency.  
Secondly, the turn-off voltage spike seen by the primary switch due to leakage inductance 
energy traditionally requires a snubber. Literature shows that the active and passive clamp 
circuits are the most widely employed approach for recycling the transformer leakage energy 
in a transformer based DC-DC converters. However, a true performance evaluation of the 
clamp circuits when applied to the same power converter is rarely discussed. This thesis 
presents the theoretical analysis and clamp schemes performance comparison on the proposed 
high step-up DC-DC converter. The experimental results, obtained via two prototype circuits, 
validate both the theory and operational characteristics of each power converter. It is shown 
that the active clamp converter has the advantage of achieving (ZVS) of all the active 
switches and achieves 1% higher efficiency than its passive clamp counterpart. On the other 
hand, the passive clamp converter offers low cost, simple structure, low level of circulating 
current and higher reliability; thus increasing the lifetime of the converter. Importantly, unlike 
many power converters presented in literature, both of the proposed topologies in this thesis 
exhibit low devices voltage stress. The diodes voltage stress is significantly less than the 
converter output voltage and the low-voltage diodes typically recover faster. The diodes turn 
off softly with (ZCS) by utilizing the inherent leakage inductance of the coupled inductor to 
control their current falling rate.  
Interleaving is usually adopted as an effective solution in high power applications to reduce 
the passive component size, increase the power level, minimize the current ripple, improve 
the transient response, and realize thermal distribution. In this work, a new (ZVS) interleaved, 
non-isolated, high step-up DC-DC boost converter with active clamping circuit is proposed. 
The converter uses two coupled inductors in both forward and flyback mode and a switched 
capacitor to achieve high conversion ratio. Interleaving is adopted on the primary side to share 
the input current and cancel the current ripple of the coupled inductors and increase the power  
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level. The secondary windings of the coupled inductor are connected in series to achieve 
winding coupled configuration and sustain the high voltage at the output. Importantly, unity 
turns ratio is utilised to achieve ten times (10X) voltage gain; which reduces the copper loss 
and leakage inductance of the coupled inductor.  Furthermore, the voltage stress of the active 
switches and diodes are reduced. By adopting active clamping, (ZVS) is achieved for all the 
switches. The diode reverse recovery problem is alleviated for all the diodes, hence switching 
losses are further reduced yielding an efficient green power supply solution. 
In many DC-DC boost converters, deriving a state space average model of the system is a key 
step towards predicting the (RHP) zero and consequent design of feedback control system 
having wide bandwidth and adequate (PM). The derived model must be able to respond to the 
characteristic of the system. In this work, a fifth-order state space average model of the high 
step-up interleaved boost converter is derived. A reduced third-order model is later developed 
from the fifth-order to represents a dynamics model of the current in one phase, voltage on 
one of the clamping capacitors and the output voltage. This is achieved with the assumption 
that the other phase of the converter behaves symmetrically. In addition to the symmetry of 
the phases, the coupled inductors and the clamping capacitors in each phase are considered to 
be the same. Hence the duty cycle is assumed to be the same in the converter primary 
switches. A Matlab simulation is used to validate the models; the switching model and the 
averaged model show a good agreement. After linearizing the model, the control-to-output 
transfer function is once again verified in simulation using Matlab system identification 
method. The control-to-output transfer function estimated from the measured data after 
perturbing duty cycle set point with sinusoids of different frequencies, agrees closely with the 
calculated control-to-output transfer function. A dual loop controller is designed based on the 
derived power stage model to control the power flow. 
Each concept have been analysed designed and tested by constructing appropriate hardware. 
The experimental results obtained are presented in this thesis. In this chapter, a conclusion of 
the work carried out so far is presented and relevant areas that require further investigation are 
described. 
 Single Phase High Step-up Converter 
Utilising a coupled inductor is a simple solution of avoiding extreme PWM ratio in high step-
up converters. However, the leakage inductance of the coupled inductor induces high voltages  
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stress to the power switch and traditionally requires a snubber. The use of RCD snubbers can 
reduce the voltage stress, but the recovered leakage inductance is dissipated as heat within the 
snubber. The limitation of RCD snubbers is largely overcome by either active clamp circuit or 
passive clamp. The clamp circuits have been explored with the benefit of recycling the 
leakage inductance energy of the coupled inductor whilst minimising the turn- off voltage 
spike of the power switch. In this thesis, the non-isolated coupled inductor with active 
clamping is first introduced. The active clamp circuit is then replaced with the passive clamp 
consisting of only a diode and clamp capacitor. The passive clamp circuit achieves a level of 
operation similar to the active clamp circuit.  
Theoretical analysis and clamp circuits performance comparison of a new set of high step-up 
DC-DC boost converters are presented in this thesis. The experimental results, obtained via 
two prototype circuits, validate both the theory and operational characteristics of each power 
converter. It is shown that the active clamp converter has the advantage of achieving (ZVS) of 
all the active switches and achieves 1% higher efficiency than its passive clamp counterpart. 
On the other hand, the passive clamp converter offers low cost, simple structure, low level of 
circulating current and higher reliability; thus increasing the lifetime of the converter. 
Importantly, unlike many of power converters presented in literature, both of the proposed 
topologies in this thesis exhibit low devices voltage stress. The diodes voltage stress is 
significantly less than the converter output voltage and the low-voltage rated diodes typically 
recover faster. The diodes turn off softly with (ZCS) by utilizing the inherent leakage 
inductance of the coupled inductor to control their current falling rate. 
 Interleaved High Step-up Converter  
In high step-up interleaved boost converter system, each converter phase is synchronised to 
the common input voltage source. Consequently, reducing the large current ripple produced 
by each converter due to coupled inductor operation. The phase shift between the interleaved 
converter phases is straight forward to implement in software and does not in any way affect 
the processor execution time. Increasing the number of phases, provides more opportunity for 
input current ripples reduction. However, it is also reasonable to predict that a point is reached 
whereby employing the multiple phases in interleaved form can no longer reduce the current 
ripple in the system. Further study would be required to investigate the limit of increasing the 
converter phases and extent of the benefit of reducing the current ripple. 
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The addition of phases in an interleaved form does not in any way increase the static gain of a 
converter rather than sharing the input current and increasing the power level. Interleaving 
provides a mechanism of minimizing the input current ripple; improve thermal distribution 
and reduces the passive component size.  
In a single phase high step-up converter system, there is no opportunity for current ripple 
minimization. Any attempt to push the power level further amounts to relatively high current 
stress incurred by the switching device (a major detriment of increasing the power density). 
The winding couple configuration of the secondary side permits achieving ten times (10X) 
voltage gain even with a unity turns ratio. Unlike the single phase converter and many 
interleaved converters which require some transformation ratio to realise similar voltage gain. 
The coupled inductor of the interleaved high step-up converter serves a dual purpose, energy 
storage and means of enlarging the voltage gain. The primary windings behave like a 
conventional inductor at the input and therefore, serve as a constant current source. 
Theoretically, reduces the number of magnetic component in the converter.  The (ZVS) 
performance of the entire active switches, as well as reverse recovery alleviation of the output 
diodes, depends on the leakage inductance. Meaning that, the leakage inductance should be 
design carefully, since higher leakage inductance value degrades the conversion efficiency. It 
is also worth mentioning that careful attention to the design of the coupling inductor is key to 
achieving optimum circuit performance; higher efficiency and excellent coupling between the 
windings is essential to reduce the duty cycle loss cause by the leakage inductance which 
degrade the efficiency. 
 Further Work 
Literature shows that many works have been carried out in identifying suitable, often novel 
high step-up converters topologies covering a broad range of applications with improved 
efficiency. However, further investigation is required in high power density, high step-up DC-
DC converters. The future trend is high power density low cost and low profile power 
electronic converters. The development of miniaturised converter provides the possibility of 
pushing further the switching frequency to increase the power density. Increasing the 
switching frequency makes the passive components smaller, but the limit of the switching 
frequency and extent of the benefits needs further investigation. Increasing the switching 
frequency exacerbate the switching loss. Another thought is magnetic element integration  
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could, of course, produce a compact converter. Further study of the coupled inductor 
interleaved power converters and performance improvement via design optimisation, as well 
as comparison with the current state of the art topologies, would be an interesting research 
topic.  
Literatures have further revealed that current state of the art topologies for high step-up 
applications employ capacitor charge transference or magnetic elements. Nevertheless, 
integrating capacitive and magnetic means mainly for voltage gain is another popular method. 
However, further research on gain extension cells could lead to new topologies with the 
potential of improving the efficiency. 
The control structure of the proposed converters utilises a classical current mode PI controller 
and has a smooth regulation. But for all other applications, a certain control scheme needs to 
be developed and investigated. For example, in particular, battery charging application 
requires the controller to switch at one point from a voltage controlled to the current 
controlled mode depending on the state of the charge (SOC) of the battery. In essence, the 
transition between current mode to voltage mode battery charging and mode transition 
between voltage mode battery charging and battery voltage discharging. 
The traditional averaging method has been used in this thesis to obtain information about the 
stability of the high step-up interleaved boost converter and its dynamic behaviour. However, 
literature has shown that averaging method itself is accurate up to about one tenth of 
switching frequency. Furthermore, whilst the averaging technique can capture the instabilities 
that occur on a slow time scale, it did not account for all phenomena that occur at switching 
frequency. At switching frequency, the fast scale instabilities that may develop in the 
converter waveforms can lead to subharmonic oscillation and chaos. Further study of 
analysing and prediction of such instabilities would be another interesting research topic. 
Appendix A: Simulink Model of the Proposed High Step-up Converters 
 
155 
                                                    
Simulink Model of the Proposed 
High Step-up Converters                                                          
 Introduction 
This section presents the closed loop Matlab/Simulink model used in simulating the behaviour 
of the proposed high step-up DC-DC converters (single phase and interleaved). 
 Single Phase Active Clamp Converter Simulink Model 
 
Figure A.1 Simulink model of the single phase active clamp converter 
Figure A.1 shows the Matlab\Simulink model of the proposed single phase active clamp 
converter (ACC). It comprises a dc source  𝑉𝑖𝑛, primary switch 𝑆, voltage gain extension cell 
and a dc output voltage 𝑉𝑂. In this circuit, the coupled inductor serves dual purpose, energy 
storage and means of enlarging the voltage gain. The primary winding serves as a filter 
inductor (similar to a conventional boost converter) and is coupled to the corresponding 
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secondary winding. The number of turns in the primary and secondary windings of the 
coupled inductor is represented by 𝑛1 𝑎𝑛𝑑 𝑛2 respectively. 𝑆 is the converter primary switch. 
The (ACC) comprise of clamping switch 𝑆𝐶  and a clamp capacitor 𝐶𝐶. The voltage extension 
cell consists of the coupled inductor secondary winding  𝑛2, the (ACC), regenerative diode 𝐷𝑟 
and the switched capacitor 𝐶𝑚. 𝐷𝑂 is the output diode, 𝐶𝑂 is the filter capacitor and 𝑅𝑂 is the 
resistive load.  
 Single Phase Passive Clamp Converter Simulink Model 
Figure A.2 illustrate the Matlab\Simulink model of the proposed single phase passive clamp 
converter (ACC). The only difference in the circuits is substitution of the clamp switch 𝑆𝐶 
with a clamp diode 𝐷𝐶 . 
 
Figure A.2 Simulink model of the single phase passive clamp converter 
 Interleaved Active Clamp Converter Simulink Model 
Figure A.3 shows the Matlab/Simulink structure of the proposed interleaved high step-up 
converter with coupled inductors and voltage multiplier cell. The converter employs two 
coupled inductors ( 𝐿1and 𝐿2) with the same number of turns in the primary and secondary 
sides. The primary winding of the coupled inductor  𝐿1𝑎and 𝐿2𝑎 serve as filter inductors like a  
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conventional interleaved boost converter and are coupled to their corresponding secondary 
windings  𝐿1𝑏 and  𝐿2𝑏. The primary and secondary windings are denoted by n1 and n2, and 
the coupling references denoted by ‘’o’’ and ‘’*’’. The primary windings are in parallel to 
handle the large input current on the low voltage side. The secondary windings are in series 
on the high voltage side to achieve winding coupled configuration and enlarge the voltage 
gain. There are two sets of active clamp circuits, with  𝑆𝐶1 and  𝑆𝐶2 as the corresponding 
clamp switches. The voltage multiplier cell comprises of secondary windings of the coupled 
inductor  𝐿2𝑎  and 𝐿2𝑏, the output and regenerative diodes  𝐷𝑂 and  𝐷𝑟 and the switched 
capacitor 𝐶𝑚.  
 
Figure A.3 Simulink model of the proposed high step-up interleaved converter 
The digital PI controller 1 and 2 represent the average current mode control scheme adopted 
in this work. 
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High Step-up Converters Hardware 
 Introduction 
This appendix describes in details the power electronics hardware used in testing the high 
step-up DC-DC converters (single phase and interleaved) in this thesis. 
 Single Phase Active Clamp High Step-up Converter Circuit 
Figure B.1 shows the photograph of the single phase high step-up boost converter with active 
clamp circuit. The converter has been designed and built for the purpose of testing the 
performance and soft switching technique discussed previously. The converter consist of the 
coupled inductor, main and clamp switch, clamp capacitor, switched capacitor and output 
capacitor. The dimension of the power stage board comprising all components excluding the 
coupled inductor is (120 x 110 x 45) mm.  
 
Figure B.1 High step-up converter with active clamp circuit 
The coupled inductor is located closed to the main converter board. A toroidal Kool mµ 
magnetic core 0077110A7 from Magnetics© Inc is selected to assemble the coupled inductor. 
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The primary winding has 32 turns with one strand of 175/40 litz wire, and the secondary 
winding has 58 turns with one strand of 100/40 litz wire. The measured magnetizing 
inductance is 82 µH. The leakage inductance reflected to the primary side is 1.3 µH.   
 Single Phase Passive Clamp High Step-up Converter Circuit 
In order to evaluate the performance of the passive clamp circuit, new converter hardware is 
required. The new hardware provides the means of comparing the clamp circuit performance 
and measuring their efficiencies. For this reason, a single phase high step-up boost converter 
employing passive clamp circuit has been designed and built in the laboratory. Figure B.2 
shows the photograph of the converter.  As can be seen from Figure B.1 and Figure B.2 both 
prototypes are the same. The only difference is the clamp switch is replaced with a clamp 
diode. 
 
Figure B.2 High step-up converter with passive clamp circuit 
 Interleaved Converter 
An interleaved converter has been constructed in order to test the concept. The converter is 
populated on the printed circuit board (PCB) Figure B.3. The coupled inductors and power 
connections are possible via the PCB terminal connectors as shown Figure B.4. Gate drive 
signals of each switch are made possible via the 2 way straight PCB header with friction lock. 
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Figure B.3 Interleaved converter photograph 
 
Figure B.4 Complete interleaved converter prototype 
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Controller Overview 
 Introduction 
In this appendix a comprehensive description of the control hardware popularly known as 
digital signal processor (DSP) board is provided. The board is used in all the research work 
carried out in this thesis. 
 Digital Signal Processor (DSP) Board 
A power electronics converter traditionally requires PWM signals to operate. The converters 
are typically controlled by DSP, which is based on electronics/semiconductor chips. The 
controller used in this is Texas Instrument ® TMS320F28335 (DSC) [133]. The DSP board 
consist of many parts such as analogue to digital converter (ADC) module with 16 input 
channels, PWM peripheral comprising six pairs of (ePWM) module [134]. The card has four 
communication ports which can be configured to allow data transfer between the code 
composer studio (CCS) environment from the host computer to the target via JTAG interface 
[135]. Detail information and specifications of TMS320F28335 DSP board can be found in 
[136]. Figure C.1 shows the TMS320F28335 DSP card and a block diagram of the converter 
control architecture is shown in Figure C.2 
 
Figure C.1 Texas instrument TMS320F28335 DSP Board 
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Figure C.2 Control overview 
The control structure involves some LabVIEW data exchange loop to allow continuous 
communication with graphical user interface (GUI) via the RS232 port. This is possible on 
the F28335 DSP using serial communication interface SCI-A. The GUI allow continuous 
monitoring and control of the power converter even if the JTAG communication is lost , since 
JTAG controller is more susceptible to noise than the RS232 interface. 
 Software Implementation 
The basic structure of the code consists of functions initialisation code followed by LabVIEW 
data exchange loop which continuously communicate with the DSP via Serial 
Communication Interface. The main codes (background loop) consist of TMS320F28335 
peripheral initialisation such as PLL, PWM module, ADC module, Watchdog, and Event 
Manager. The entire application software is driven by a primary interrupt service routine 
(ISR), which contains all the control codes and is triggered from the PWM module of the DSP 
board. The ISR is invoked every 20 µS (50 KHz) by the period event flag of the Event 
manager submodule.  
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The major feature of this implementation is the DSP integration to obtain the reference 
voltage, configuring the voltage and current loop PI controllers with anti-windup capabilities. 
Timers 1 is used as the time base for the PWM output generations with compare A and 
compare B sub modules. The ADC timing is based on ADCCLK (25MHz) derived from 
SYSCLKOUT and the ADCCLK is used to time the sampling period. To ensure that the 
samples are acquired before the commencement of the control code execution, the ADC 
sequencer start of conversion (SOC) is triggered on the apex of PWM carrier. When the ADC 
sampling process is complete, an interrupt is generated which contains all the control codes.   
The flow chart of this software implementation is shown in Figure C.3 
Start
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Initialisations
DSP core
-PLL, WD,
-Event Manager
-ISR control
LabVIEW GUI
communication
PWM_ISR
Main control 
Data Acquisiton
control PI algorithm
Calc & Update Timer 
Comp values
Return
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20 µS by Timer 1 
period event
 
Figure C.3 Program flow chart 
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Gate Drives and Sensors Interface 
Board 
 Introduction   
The gate drive/sensors measurement board is a dedicated isolation and conditioning board, 
which has been specifically designed for the purpose of generating appropriate gate signals 
required by the converter switches and also for measuring converter input current and output 
voltage. Furthermore, the board provide an interface between the spectrum digital F28335 
(eZdsp) board and hardware (power converter). The board sit on top of the F28335 DSP board 
and very close to the power converter board. A comprehensive description of this board is 
described in this appendix. 
 Gate Drive Interface 
The ePWM module of F28335 (Figure C.1) represent one complete PWM channel, each 
channel composed of a pair of PWM signals ePWM1A and ePWM1B respectively. The PWM 
peripheral can derive up to 12 IGBT’s/MOSFETs. The gate drive interface permits the DSP 
PWM outputs to derive the power converter switches. Two ePWM module output of F28335 
microcontroller are chosen and therefore 4 interface circuits are provided. Each interface is 
for only one PWM signal. The interface caters for single switch with 15V power requirement. 
This is possible with 5-15 V DC-DC converters. Transmitting PWM signals at 15V is 
desirable to improve the noise immunity. Figure D.1 shows the interface board, which consist 
of two parts the gate drive part and the measurement section.   
To eliminate the risk of noise or interference between the power converter and DSP board, an 
isolation interface is provided to completely isolate the analogue circuitry from the digital. 
This isolation is provided by means of optocoupler (FOD3184). Four optocouplers are 
therefore used to allow for driving up to 4 switches. Once again to minimise noise pick up, 
the gate drive signals are transmitted to the power converter board via twisted pair cable.  
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Figure D.1 Interface board 
 Sensor Interface 
The LEM® current transducer (CAS 50-NP) and voltage transducer (LV-25p) are placed on 
the interface board (Figure D.1) to allow connection to the microprocessor ADC input. The 
current transducer is for measuring the input current flowing through the converter. The 
output current is an analogue voltage within the range of 0-5V with a 2.5V nominal output 
voltage. The transducer measure the DC input current with galvanic isolation between the 
power converter and ADC circuit (primary and secondary circuit). On the other hand, the 
voltage transducer is for measuring the output voltage of the converter by using a load resistor 
to convert a current to a voltage. The voltage transducer also has galvanic isolation between 
analogue and digital circuits. The voltage from the load resistor is then routed to a potential 
divider to ensure that the signal range is compatible with (0-3V) ADC input voltage range. 
The sensors are positioned very close to the ADC input of the DSP board such that the track 
length from the sensor output to the ADC input is very short, to reduce the level of the noise 
or interference that might creep into the analogue signal. 
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Power Loss Analysis and Efficiency  
 Introduction 
The losses in DC-DC converters are due to the parasitic elements inherent in the components 
for example MOSFET on state resistance, inductor winding resistance, core loss, capacitor 
ESR and diode forward resistance. Unlike the ideal characteristics, in practice, these parasitic 
elements limit the voltage gain that a converter can produce. This behaviour is typical in boost 
converters. In this section, further illustration for the formulae used in estimating the losses 
regarding the components used in implementing the prototypes. 
 Switch Conduction Loss 
As explained previously, the conduction losses in MOSFET occur when the device fully 
conducts and current passing though the on state resistor 𝑅𝐷𝑆_𝑜𝑛 generate a power loss. The 
main switch conduction loss is calculated using the switch on state resistance from the data 
sheet and the switch RMS current given by  
 𝑃𝑆_𝑐𝑜𝑛 = 𝐼𝑆_𝑅𝑀𝑆
2  𝑅𝐷𝑆_𝑜𝑛 (E.1) 
 Switching Loss 
Power devices experience a transition from on-state to off-state and vice versa due to 
application of PWM gate signals. During this interval a significant amount of voltage and 
current coexist within the device and resulted in switching losses. The average switching 
power loss 𝑃𝑆 dissipated in the switch during this transition can be estimated from (E.2) [51] 
as 
 
𝑃𝑆 =
𝑓𝑠
2
. 𝐼𝑆_𝑎𝑣𝑔. 𝑉𝑆(𝑡𝐶_𝑜𝑛 + 𝑡𝐶_𝑜𝑓𝑓) (E.2) 
Where: 
 𝑡𝐶_𝑜𝑛 is the on-state transit time,  
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 𝑡𝐶_𝑜𝑓𝑓 is the off- state transit time,   
𝐼𝑆_𝑎𝑣𝑔 , 𝑉𝑆 is the current through and voltage across the device 
The switching losses during turn on and turn off is usually taken as zero if the converter 
power devices achieve (ZVS) soft switching performance. 
 Diode Conduction and Switching Losses 
The estimated conduction loss of a diode is 
 𝑃𝐷𝐶−𝑐𝑜𝑛𝑑 ≅ 𝑉𝐷−𝐹 . 𝐼𝐷𝐶𝑎𝑣𝑔  (E.3) 
Where 𝑉𝐷−𝐹 is the forward voltage drop of the diode and 𝐼𝐷𝐶𝑎𝑣𝑔is the average diode current 
calculated as follows: 
 
𝐼𝐷𝐶_𝑎𝑣𝑔 ≅
1
𝑇𝑠
∫ 𝑖𝑑
(1−𝐷)𝑇𝑠
0
(𝑡)𝑑𝑡 (E.4) 
Considering that the diodes conduction time is the switch off period (1 − 𝐷)𝑇𝑠, and 𝑖𝑑 is the 
current flowing through the diode.   
 Coupled Inductor Copper and Core Loss 
The power dissipated per unit of winding volume in either the primary or secondary windings 
of the coupled inductor due to its DC resistance is obtained using the following relation 
 
𝑃𝐿_𝐶𝑈 =
𝑁𝐿𝑙𝑡𝐼𝐿_𝑅𝑀𝑆
2
 𝑛𝐿  𝑆𝑓
 (E.5) 
Where  is the copper resistivity at 100oC; 𝑁𝐿 is the number of turns in the primary side; 𝑆𝑓 is 
the cross sectional area of the copper wire; 𝑛𝐿 is the number of wires in parallel;𝑙𝑡  is the 
length per turn and  𝐼𝐿_𝑅𝑀𝑆 is the RMS current in the winding. 
The approximate core loss regarding the coupled inductor is calculated based on the most 
widely used Steinmetz equation [137], that characterizes the core losses in the power equation 
expressed as 
 𝑃𝐿 = 𝑎𝐵𝑝𝑘
𝑏 𝑓𝑐 (E.6) 
Where a, b, c are constants determine from curve fitting, 𝐵 is the magnetic flux variation, 𝑓 is 
the operating frequency of the coupled inductor and 𝑃𝐿 is the time average power loss per 
unit volume. 
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 Theoretical Efficiency 
The estimated total power loss of the converter is  
 𝑃𝑇 = 𝑃𝐿 + 𝑃𝐿_𝐶𝑈 + 𝑃𝑆_𝑐𝑜𝑛 + 𝑃𝑆 + 𝑃𝐷_𝑐𝑜𝑛 (E.7) 
And the estimated theoretical converter efficiency 
𝑇
 under the rated load condition can be 
obtained from (E.8) based on the calculated losses. 
 
𝑇 =
𝑃𝑜
𝑃𝑜 + 𝑃𝑇
100 (E.8) 
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